Abstract
The transistor was invented in 1947[1] for use as an amplifier and electronic switch. The invention grew in economic importance as it became a smaller, lower power, and more reliable alternative to the mature vacuum tube technology, but for many years it showed lower performance and often at higher cost than the earlier technology. So, the transition was slow. We often talk about the revolution caused by the invention of the transistor, but, in fact, there was a relatively gradual evolution that continued for decades: e.g., the development of silicon bipolar junction transistors (BJT) with a diffused emitter and base circa 1956[2], followed by the development of planar silicon transistors[3] and the metal-oxide-semiconductor field effect transistor (MOSFET) circa 1960, etc.[4,5].
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Bardeen J., and Brattain W.H., Phys. Rev. 74, 230–231 (1948); Schockley W., Bell Syst. Tech. J. 28, 435-439 1949; Schockley, W., Proc. IRE 41, 970(1953)
Tanebaum M, and Thomas D.E., Bell Syst. Tech. J. 35, 1 (1956)
Hoerni J.A.,“Planar Silicon Transistor and Diodes,” IRE Electron Devices Meeting, Washington, D.C. 1960
Atalla, M.M., U.S. Patent 3,206,670 (filed in 1960 issued in 1965)
Kahng D., and Atalla M.M., IRE-IEEE Solid-State Device Research Conference, Carnegie Institute of Technology, Pittsburgh, PA, 1960; Kahng, D., U.S. Patent 3,102,230 (filed in 1960, issued in 1963)
Several patents were filed in 1959 on different aspects of the integrated circuit. The historical development of the integrated circuit is annotated in: Kilby J.S., IEEE Trans. Electron Devices ED-23, 648 (1976)
Moore G.E., IEEE IEDM Tech. Dig. 11–13, (1975)
The National Technology Roadmap for Semiconductors, Semiconductor Industry Association, San Jose CA (1994)
Mayo J.S., Scientific American 255, 4, 58–65(1986)
Makimoto T., “Market and Technology Trends in the Nomadic Age,” Symp. on VLSI Tech., 1996, pp. 6–9
Bois D., L’Onde Electrique 73(6), 4–10 (1993)
Ogirima M., “Process Innovation for Future Semiconductor Industry,” IEEE 1993 Symp. on VLSI Tech. pp. 1–5
Miller D.L., Przybysz J.X., and Kang J.H., IEEE Trans. Appl. Superconductivity 3, 2728–2731 (1993)
Cray Seymour Enabling Technologies for PetaFLOPS Computing, Sterling T., Messina P., and Smith P.H., eds., Cambridge MA: MIT Press, 1995
Hoeneisen B., and Mead C.A., Solid State Electron. 15, 819–829 (1972)
Keyes R.W., “Physical Limits in Digital Electronics,” Proc. IEEE 63, 1975, pp. 740–767
Feynman R., Optics News, 11–20 (1985)
Keyes R.W., VLSI Electronics: Micro structure Science, Einspruch Norman G., ed., NewYork: Academic Press, 1981, vol. 1, ch. 5, pp. 185–229
Solomon P.M., “A Comparison of Semiconductor Devices for High-Speed Logic,” Proc. IEEE, 70 1982, pp. 489–509
Davidson A., and Beasley M.R., IEEE J. Solid-State Cir. SC-14, 758–762 (1979)
Bate R.T., VLSI Electronics: Microstructure Science 5, 359–386 (1982)
“Low Power Electronics,” Terman L.M., and Yan R.H., eds., Proc. IEEE 83, 1995, pp. 495–697
Warwick C.A., and Ourmazd A., IEEE Trans. Semicond. Manufacturing, 6, 3, pp284–289 (1993)
Chatterjee Pallab K., in VLSI Electronics: Microstructure Science, Einspruch Norman G., and Huff Howard eds., New York: Academic Press, 1985, vol. 12, ch. 7, pp. 307–383
Kohyama S., “Semiconductor Technology Crisis and Challenges Towards the Year 2000,” in IEEE 1994 Symp. VLSI Tech., pp. 5–8
Barrett C.R., “Microprocessor Evolution and Technology Impact,” IEEE 1993 Symp. on VLSI Tech., pp. 7–10
Warwick Colin A., et al, AT&T. Tech. Journ. 72 (5), pp. 50–59 (1993)
Ko P.K., in VLSI Electronics: Microstructure Science, Einspruch Norman G., and Huff Howard, eds., New York: Academic Press, 1989,vol. 18, ch.l, pp. 1–37
Tsividis Y.P., The Operation and Modeling of the MOS Transistor, New York: McGraw Hill, 1987
Mead C, Analog VLSI and Neural Systems, Addison-Wesley VLSI System Series, Reading, MA (1989) p. 54
Brews J.R., in Submicron Intergrated Circuits, Watts R.K., ed., New York: John Wiley &Sons, 1989, pp. 269–331
Christie P., “A Fractal Analysis of Interconnection Complexity,” Proc. IEEE 81, 1993, pp. 1492–1
Donath W.E., IEEE Trans. Circuits System CAS-26, pp. 272–277 (1979)
Davis J.A., De V., Meindl J., 1996 IEEE Symp. VLSI Tech. Digest 78–79
Ferry D.K., Grondin R.O., and Akers L.A., in Submicron Intergrated Circuits, Watts R.K., ed., New York: John Wiley & Sons, 1988, pp. 377–412
Meindl J.D., and Davis J., Mat. Chem. and Phys. 41, pp. 161–166 (1995)
Mead C, and Conway L., Introduction to VLSI Systems, Reading MA: Addison-Wesley, 1980
von Neumann J., The Computer and the Brain, New Haven, CT: Yale Univ. Press, 1958
Lo A.W., in Micropower Electronics, Keonjian E., ed., New York: McMillian, 1964, pp. 19–39
Swanson Richard M., and Meindl James D., IEEE Journ. of Solid State Cir., SC-7, 14–153 (1972)
Glasser Lance A., and Dobberpuhl Daniel W., The Design and Analysis of VLSI Circuits, Reading, MA: Addison-Wesley Publishing Co., 1985, pp. 208–210
Pimbley J.M., et al., in VLSI Electronics Microstructure Science, New York: Academic Press, 1989, vol. 19
Yoshimura H., et al., IEDM Tech. Dig. pp909–912, Dec. (1992)
Andoh T., Furukawa A., and Kunio T., IEEE 1994 IEDM, 79–83
Glasser L.A., and Hoyet L.P.J., “Delay and Power Optimization in VLSI Circuits,” in 21st Design Automation Conf, Albuquerque, NM, pp. 529–535 1984
Fischetii M.V., and Laux S.E., Phys. Rev B 48, 2244–2274 (1993) and Fischetii M.V., and Laux S.E., Phys. Rev B 88, 9721-9745 (1988)
Stork J.M.C., Proc. IEEE 83 (4), 607–618 (1995)
Kobayashi T., and Sakurai T., “Self-Adjusting threshold voltage scheme for low-voltage high speed operation,” in IEEE 1994 Custom Integrated Circ. Conf., p. 271
Sun S.W., and Tsui P.G.Y., “Limitations of CMOS supply voltage scaling by MOSFET threshold voltage variation,” in IEEE 1994 Custom Integrated Circ. Conf., p. 267
Mii Y., et al., “An Ultra-Low Power 0.1 µJim CMOS,” in 1994 IEEE Symposium on VLSITech. Digest of Technical Papers, p. 9 (1994)
Landauer R., IBM Journ. Res. Dev., 5, 183 (1961)
Nishizawa J., et al, IEEE Trans. Electron Devices 27, 1640–1649 (1980)
Coones M., et al., SPIE Microelectronics Manufacturing and Reliability 1802, 10–23
Seevinck E., List F.J., and Lohstroh J., IEEE Journ. Solid-State Cir. SC-22, 748–754 (1987)
Burnett D., et al, “Implication of Fundamental Threshlold voltage variations for High Density SRAM and Logic Circuits,” in 1994 Symp. VLSI Tech. Digest, pp. 15–16
Sakata T., et al, IEEE J. Solid State Cir. 29, 761–769 (1994)
Kanai H., IEEE Trans. Components, Hybrids, Manuf. Tech. CHMT-4(2), 173 (1981)
Bar-Cohen A., IEEE Trans. Comp. Hybrids, Manuf. Tech. CHMT-19, 159 (1987)
Powers R.A., Proc. IEEE 83, 687 (1995)
Kramer A., et al, “Adiabatic Computing with the 2N-2N2D Logic Family”, in 1994 IEEE Symp. on VLSI Circuits Digest, pp. 25–26
Younis S.G., and Knight T.F., “Practical implementation of charge recovering asymptotically zero power CMOS,” in Research on Integrated Systems: Proceedings of the 1993 Symposium, Cambridge, MA: MIT Press, 1993
Koller J.G., and Athas W.C., “Adiabatic switching, low energy computing, and the physics of storing and erasing information,” in Proceedings of Physics of Computation Workshop, Dallas, TX, October 1992
Dickinson A.G., and Denker J.S., “Adiabatic Dynamic Logic,” AT&T Bell Laboratories, Internal Memorandum, January (1993)
Johnson Barry W., Design and Analysis of Fault-Tolerant Digital Systems, New York: Addison Wesley, 1989
von Neumann J., in Automata Studies, Shannon C.E., and McCarthy J., eds., Princeton, NJ: Princeton University Press, 1956, pp. 329–378
Takeda E., Physics World 48–52 (March 1993)
Fu K.Y., Appl. Phys. Lett. 65, 833–835 (1994)
Woods M.H., “The implications of scaling on VLSI reliability,” in Proc. 22nd Annual International Reliability Physics Symposium, 1984
Sofield C.J., and Stoneham A.M., Semicond. Sci. Technol 10, 215–244 (1995)
Moazzami R., and Hu C, IEEE Trans. Elec. Dev. TED-37, 1643 (1990)
Schuegraf K.F., King C.C., and Hu C., “Ultra-thin Silicon disoxide Leakage Current and Scaling Limit,” in 1992 Symposium on VLSI Technology Digest of Technical Papers, 1992, p. 18
DiMaria D.J., Appl Phys. Letter 51, 655–658 (1987)
Itsumi M., and Muramoto S., “Gate Oxide Thinning Limit Influenced by Gate Materials,”1985 Symposium on VLSI Technology, Japan Society of Applied Physics, p.22
Maserjian J., J. Vac. Sci. Technol. 11, 996–1003 (1974)
Lenzlinger M., and Snow E.H., J. Appl. Phys. 40, 278 (1969)
Hu C, J. Vac. Sci. Technol. B 12, 3237–3241 (1994)
Schuegraf K.F., Park D., and Hu C., “Reliability of Thin SiO2 at Direct-Tunneling Voltages,” IEEE 1994IEDM, pp. 609–613
Murrell M.P., et al, Appl. Phys. Lett. 62, 786 (1993)
Momose H.S., et al., IEEE IEDM Tech. Dig. 593–596, (1994)
Heyns M., et al., 1992 Extended Abstracts, Int. Conf. on Solid State Devices and Materials, Tsukuba, Japan, p. 187
M. Hirose et al, Journ. Vac. Sci. Tech. A 12, 1864 (1994)
Depas M., et al., Proc. 2nd Int. Symp on Ultra Clean Processing of Silicon Surfaces, Heyns H., et al ed., (Lueven: Uitgeverij Acco), 1994, p. 319
Tang M., et al., Appl. Phys. Lett. 64, 748–750 (1994)
Hartstein A., Ning T.H., and Folwer A.B., Surf. Sci. 58, 178–181 (1976)
Tang Mau-Tsu, et al., Appl. Phys. Lett. 62 (24), 3144–3146 (1993)
Hahn P.O., and Henzler M., J. Vac. Sci. Tech. A 2, 574 (1984)
Krylov M.V., and Suris R.A., Sov. Phys. JETP 61 (6), 1303 (1985)
Raikh M.E., and Ruzin I.M., in Mesoscopic Phenomena in Solids, Altshuler B.L., Lee P.A., and Webb R.A., eds., Elsevier Science, 1991, pp. 315–368
Ono M., et al, IEEE IEDM Tech. Dig. 119–122 (1993)
Meindl J.D., IEEE Trans, on Electronic Devices ED-31, 11 1555–1561 (1984)
Landman B.S., and Russo R.L., IEEE Trans. Computers, C-20, 1469–1479 (1971)
Also see: Chiba T., IEEE Trans. Comput. C-27, 319 (1975)
Semiconductor Technology Workshop Working Group Reports, Semiconductor Industry Association, San Jose, CA (1992)
Dennard R.H., et al., IEEE Journ. Solid State Circuits SC-9, No. 5, 256 (1974)
Bakoglu H.B., Circuits, Interconnections and Packaging for VLSI, New York: Addison-Wesley, 1990
Rahmat K. et al., IEEE 1995 IEDM 245–248
Frank D.J., Laux S.E., and Fischetii M.V., IEEE IEDM Tech. Digest 553–556, 1992
Brews J.R., et al., lEEE Elec. Dev. Lett. EDL-1, (1), 2–4, (1980)
Yan R.H., et al., IEEE Trans. Elec. Dev. ED-39, 1704 (1992)
Yan R.H., et al., Appl Phys. Lett. 59, 3315 (1991)
Aoki M., et al., IEEE IEDM Tech. Dig. 939–943 (1990)
Hori A., et al., “A 0.05 μm-CMOS with Ultra Shallow Source/Drain Junctions Fabricated by 5 keV Ion Implantation and Rapid Thermal Annealing,” IEEE 1994 IEDM, pp. 94–97
Yan R.H., et al., IEEE Elec. Dev. Lett. 13, (5), 256–258(1992)
Taur Y., et al., IEEE IEDM Tech. Digest 127–130 (1993)
Nowak E., IEEE IEDM Tech. Digest 115–118(1993)
Mizuno T., et al., “Performance Fluctuations of 0.1 μm MOSFETs — Limitations of 0.1 μm ULSI,” IEEE 1994 Symposium on VLSI Technology, p. 13–15
Sakurai T., and Newton A.R., IEEE J. Solid-State Cir. 25, 584–594 (1990)
Wong Hon-Sum, and Taur Yuan, IEEE IEDM Tech. Dig. 705 (1993)
Mizuno T., Okamura Jun-ichi, and Toriumi Akira VLSI Symp. 1993, p. 41
Nishinohara K., et al., IEEE Trans. Electron Devices ED-39, 634 (1992)
Keyes R.W., IEEE J. Solid State Circuits 245–247 (1975)
Mizuno T., Okamura J., and Toriumi A., IEEE Trans. Elec. Dev. 41, 2216–2221 (1994)
Mizuno T., Toriumi A., J. Appl. Phys. 77, 3538–3540(1995)
Ratnakumar K.N., Meindl J.D., and Scharfetter D.L., “New IGFET Short-Channel Thres-hold Voltage Model,” IEEE Internal Electron Device Meeting, pp. 204–206, Washington,D.C. 1981
De V.K., Tang X., Meindl J.D., 54th Device Research Conf. Digest 114–115(1996)
Kane E.O., and Blount E.I., in Tunneling Phenomena in Solids, Burstein E., and Lundqvist S., eds., New York: Plenum Press, 1969, pp.79–91
Fair R.B., and Wivell H.W., IEEE Trans. Electron Devices ED-23, 512 (1976)
Fulton T.A., and Dolan G.J., Phys. Rev. Lett. 59, 109 (1987)
Single Charge Tunneling: Coulomb Blockade Phenomena in Nanostructures, Grabert H., and Devoret M.H., NATO ASI series, Plenum Press, 1991, vol. 294.
Tucker J.R., J. Appl. Phys. 72, 4399–4413 (1992)
Lutwyche M.I., and Wada Y., J. Appl. Phys. 75, 3654–3661 (1994)
van Houten H., Beenakker C.W.J., and van Wees B.J., in Semiconductors and Semime-tals, Reed M.A., volume ed., New York: Academic Press, 1991
Sols F., et al., Journ. Appl. Phys. 66 (8), 3892–3906 (1989)
The New Superconducting Electronics, Weinstock H., and Ralston R.W., eds., Boston: Kluwer Academic Publishers, 1993
Allee D.R., et al., J. Vac. Sci. Technol. B, 6, 328–332 (1988)
Allee D.R., Broers A.N., and Pease R.F.W., “Limits of Nano-Gate Fabrication,” Proc. IEEE. 79, 1991, pp. 1093–1105
Yokoyama M., et al., IEEE Electron Dev. Lett. 15, 202–205 (1994)
Dike R.S.U., Int. Journ. Electronics 76, 403–415 (1994)
Gildenblat G., in VLSI Electronics Micro structure Science, New York: Academic Press, 1989, vol. 18, pp. 191–236
Yano K., and Ferry D.K., Superlatt. Microstruc. 11, 61 (1992)
Yano K., and Ferry D.K., Phys. Rev. B 46, 3865 (1992)
Averin D.V., Korotkov A.N., and Likharev K.K., Phys. Rev. B 44, 6199 (1991)
Averin D.V., and Likharev K.K., Mesoscopic Phenomena in Solids, Altshuler B.L., Lee P.A., and Webb R.A., eds., Elsevier Science 1991, pp. 173–271
van Houten H., Beenakker C.W.J., and Staring A.A.M., in Single Charge Tunneling: Coulomb Blockade Phenomena in Nanostructures, Grabert H., and Devoret M.H., eds., NATO ASI Series B: Physics Vol. 294, New York: Plenum Press, 1992, p. 167
Likharev K.K., IEEE Trans. Magnetic, MAG-23, 1142–1145 (1987)
Delsing P., et al., IEEE Trans. Mag. 27, 2, 2581 (1991); and Likharev, K.K., IEEETrans. Magn. 23, 1142 (1987).
Zimmerli G., Kautz R.L., and Martinis J.M., Appl. Phys. Lett. 61 (21), 2616 (1992)
Schönenberger C., and van Houten H., 1992 International Conference on Solid State Devices and Materials 1992, p. 726
Korotkov A.N., Chen R.H., and Likharev K.K., J. Appl. Phys. 78, 2520–2530 (1995)
Liu H.I., et al., Appl. Phys. Lett. 64, 2010 (1994)
Averin D.V., and Likharev K.K., in Single Charge Tunneling, Brabert H., and Devoret M.H., eds., New York: Plenum Press, 1992, ch. 9, pp. 311–332.
Brodie L., Phys. Rev. B 51, 660 (1995)
Geerligs L.J., et al., Phys. Rev. Lett. 64, 1691 (1990)
Washburn S., and Webb R.A., Advance Phys. 35, 375–422 (1986)
van Wees B.J., et al., Phys. Rev. Lett. 60, 848 (1988)
Wharam D.A., et al., J. Phys. C. 21, L209 (1988)
Landauer R., Localization, Interaction, and Transport Phenomena, Bergmann G., and Bruynseraede Y., eds., New York: Springer-Verlag, 1985, p.38–50
Economou E.N., and Soukoulis C.M., Phys. Rev. Lett. 46, 618 (1981)
Glazman L.I., et al., JETP Lett. 48, 238 (1988); [Pis’ma Zh. Teor. Fiz. 48, 218-220 (1988)]
Datta S., Superlattices and Microstructures 6, 83–93 (1989)
Timp G., et al., Proc. Int. Symposium on Nanostructure Physics and Fabrication, Reed M.A., and Kirk W.P., eds., Academic Press, 1989, p. 331
Davies John H., and Timp Gregory, Heterostructures and Quantum Devices, Academic Press, 1994, pp. 385–418
Nixon J.A., Davies J.H., and Baranger H.U., Phys. Rev. B 43, 12638 (1991)
Nixon J.A., and Davies J.H., Phys. Rev. B 41, 7929 (1990)
J. Davies, private communication
Koester S.J., et al., Phys. Rev. B 49, 8514 (1994)
Likharev K.K., and Semenov V.K., IEEE Trans. Appl. Supercond. 1, 3–28 (1991)
Kwon O.K., et al., IEEE Electron Dev. Lett. EDL-8, 582–585 (1987)
Matisoo, IBM J.Res. Develop. 24, 113–129 (1980)
Anacker W., IBM J. Res. Develop. 24, 107–112 (1980)
Bunyk P.I., et al., Appl Phys. Lett. 66, 646–648 (1995)
Hamilton C.A., and Gilbert K.C., IEEE Trans. Appl. Superconduct. 1, 157–162 (1991)
Garnier F., et al., Science 265, 1684–1686 (1994)
Garnier R, Recherche, 26, 76–77 (1995)
SEMATECH, Technology Transfer #91080669E-GEN (1993)
B.D. Ackland, private communication
D.A. Antoniadas, and J.E. Chung, IEEE IEDM Tech. Dig. 21 (1991)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1999 Springer Science+Business Media New York
About this chapter
Cite this chapter
Timp, G., Howard, R.E., Mankiewich, P.M. (1999). Nano-electronics for Advanced Computation and Communication. In: Timp, G. (eds) Nanotechnology. Springer, New York, NY. https://doi.org/10.1007/978-1-4612-0531-9_2
Download citation
DOI: https://doi.org/10.1007/978-1-4612-0531-9_2
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4612-6805-5
Online ISBN: 978-1-4612-0531-9
eBook Packages: Springer Book Archive