Skip to main content

Generating Code from LTE Models

  • Chapter
  • First Online:
Physical Layer Multi-Core Prototyping

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 171))

Abstract

Literature on automatic multi-core code generation was reviewed in Sect. 4.5 and scheduling strategies in Sect. 4.4.1. In this section, generated code execution schemes are defined, detailing how code is generated from a given scheduling strategy.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Bell D, Wood G (2009) Multicore programming guide. Technical report, Texas Instruments

    Google Scholar 

  2. He Y, jing Hsu W, Leiserson CE (2006) Provably efficient two-level adaptive scheduling. http://citeseerx.ist.psu.edu/viewdoc/summary? doi:10.1.1.94.7729

  3. Ha S, Lee EA (1997) Compile-time scheduling of dynamic constructs in dataflow program graphs. IEEE Trans Comput 46:768–778

    Google Scholar 

  4. Grandpierre T, Sorel Y (2003) From algorithm and architecture specifications to automatic generation of distributed real-time executives: a seamless flow of graphs transformations. In: MEMOCODE ’03, pp. 123–132, 2003

    Google Scholar 

  5. Piat J, Bhattacharyya SS, Pelcat M, Raulet M (2009) Multi-core code generation from interface based hierarchy. DASIP 2009

    Google Scholar 

  6. TMS320 DSP/BIOS Users Guide (SPRU423F)

    Google Scholar 

  7. Pelcat M, Aridhi S, Nezan JF (2008) Optimization of automatically generated multi-core code for the LTE RACH-PD algorithm. 0811.0582 (2008), DASIP 2008, Bruxelles : Belgique.http://arxiv.org/abs/0811.0582

  8. RapidIO. http://www.rapidio.org/home/

  9. Sriram S, Bhattacharyya SS (2009) Embedded multiprocessors: scheduling and synchronization, 2nd edn. CRC press, Boca Raton

    Google Scholar 

  10. Moreau S, Aridhi S, Raulet M, Nezan JF (2007) On modeling the RapidIO communication link using the AAA methodology. In: DASIP, 2007

    Google Scholar 

  11. Pelcat M, Piat J, Wipliez M, Nezan JF, Aridhi S (2009) An open framework for rapid prototyping of signal processing applications. EURASIP J Embed Syst (2009)

    Google Scholar 

  12. Sesia S, Toufik I, Baker M (2009) LTE, The UMTS long term evolution: from theory to practice. Wiley, New York

    Google Scholar 

  13. Dijkstra E (1960) Algol 60 translation. Supplement, Algol 60 Bulletin 10 (1960)

    Google Scholar 

  14. OpenCL. http://www.khronos.org/opencl/

  15. The Multicore Association. http://www.multicore-association.org/home.php

  16. Graham RL (1966) Bounds for certain multiprocessing anomalies. Bell Syst Tech J 45(9):1563–1581

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer-Verlag London

About this chapter

Cite this chapter

Pelcat, M., Aridhi, S., Piat, J., Nezan, JF. (2013). Generating Code from LTE Models. In: Physical Layer Multi-Core Prototyping. Lecture Notes in Electrical Engineering, vol 171. Springer, London. https://doi.org/10.1007/978-1-4471-4210-2_8

Download citation

  • DOI: https://doi.org/10.1007/978-1-4471-4210-2_8

  • Published:

  • Publisher Name: Springer, London

  • Print ISBN: 978-1-4471-4209-6

  • Online ISBN: 978-1-4471-4210-2

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics