Abstract
In Chap. 4, an overview of the multi-core scheduling problem and solutions presented in the literature were summarized. A flexible rapid prototyping process has an important role to play in all the design steps of a multi-core DSP system.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Gatherer A, Biscondi E (2009) Multicore DSP programming models [In the spotlight]. IEEE Signal Process Mag 26(6):224, 220–222. doi:10.1109/MSP.2009.934182
Karam LJ, AlKamal I, Gatherer A, Frantz GA, Anderson DV, Evans BL (2009) Trends in multicore DSP platforms. IEEE Signal Process Mag 26(6):38–49
Haid W, Huang K, Bacivarov I, Thiele L (2009) Multiprocessor SoC software design flows. IEEE Signal Process Mag 26(6):64–71
Piat J, Bhattacharyya SS, Pelcat M, Raulet M (2009) Multi-corecode generation from interface based hierarchy. DASIP 2009
Pino JL, Lee EA (1995) Hierarchical static scheduling of dataflow graphs onto multiple processors. IEEE Int. Conf. Acoust. Speech Signal Process. 4:2643–2646. doi: 10.1.1.17.8262. http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.17.8262
Piat J (2010) Data flow modeling and multi-core optimization of loop patterns. Ph.D. thesis, INSA Rennes
Grandpierre T, Sorel Y (2003) From algorithm and architecture specifications to automatic generation of distributed real-time executives: a seamless flow of graphs transformations. In: MEMOCODE ’03, pp 123–132
Graphiti Editor : Available. http://sourceforge.net/projects/graphiti-editor/
Pelcat M, Menuet P, Aridhi S, Nezan J (2009) Scalable Compile-Time scheduler for multi-core architectures. In: DATE, 2009
w3c XSLT standard. http://www.w3.org/Style/XSL/
Open SystemC initiative web site. http://www.systemc.org/home/
Ghenassia F (2006) Transaction-level modeling with systemC: TLM concepts and applications for embedded systems. Springer, New York.http://portal.acm.org/citation.cfm?id=1213675
TMS320TCI6488 DSP platform, texas instrument product bulletin (sprt415) (2007)
Pelcat M, Nezan JF, Piat J, Croizer J, Aridhi S (2009) A system-level architecture model for rapid prototyping of heterogeneous multicore embedded systems. In: DASIP. http://hal.archives-ouvertes.fr/hal-00429397/en/
Friedmann A (2010) Enabling LTE development with TI new multicore SoC architecture SPRY134. Technical report, Texas Instruments
Amdahl GM (1967) Validity of the single processor approach to achieving large scale computing capabilities. In: Proceedings of the April 18–20, 1967, spring joint computer conference, pp 483–485
Gustafson JL (1988) Reevaluating amdahl’s law. Commun ACM 31(5):532–533
Karp AH, Flatt HP (1990) Measuring parallel processor performance. Commun ACM 33(5):539–543
Leiserson CE (2005) A minicourse on dynamic multithreaded algorithms. MIT Press, Cambridge
Graham RL (1969) Bounds on multiprocessing timing anomalies. SIAM J Appl Math 17:416–429. doi:10.1.1.90.8131. http://citeseerx.ist.psu.edu/viewdoc/summary?
Brent RP (1974) The parallel evaluation of general arithmetic expressions. J ACM 21(2):201–206
Sinnen O (2007) Task scheduling for parallel systems (Wiley series on parallel and distributed computing). Wiley-Interscience, Hoboken
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer-Verlag London
About this chapter
Cite this chapter
Pelcat, M., Aridhi, S., Piat, J., Nezan, JF. (2013). Enhanced Rapid Prototyping. In: Physical Layer Multi-Core Prototyping. Lecture Notes in Electrical Engineering, vol 171. Springer, London. https://doi.org/10.1007/978-1-4471-4210-2_6
Download citation
DOI: https://doi.org/10.1007/978-1-4471-4210-2_6
Published:
Publisher Name: Springer, London
Print ISBN: 978-1-4471-4209-6
Online ISBN: 978-1-4471-4210-2
eBook Packages: EngineeringEngineering (R0)