Skip to main content

Dataflow Model of Computation

  • Chapter
  • First Online:
Physical Layer Multi-Core Prototyping

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 171))

Abstract

To study the LTE physical layer on multi-core architectures, a Model of Computation (MoC) is needed to specify the LTE algorithms. This MoC must have the necessary expressivity, must show the algorithm parallelism and must be capable of locating system bottlenecks.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Chang WT, Ha S, Lee EA (1997) Heterogeneous simulation—mixing discrete-event models with dataflow. J VLSI Signal Process 15(1):127–144

    Article  Google Scholar 

  2. International Technology Roadmap for Semiconductors (2009) I.T.R.: Design. http://www.itrs.net

  3. Sgroi M, Lavagno L, Sangiovanni-Vincentelli A (2000) Formal models for embedded system design. IEEE Des Test Comput 17(2):14–27

    Article  Google Scholar 

  4. Sgroi M, Lavagno L, Watanabe Y (1999) Sangiovanni-Vincentelli, A.: Synthesis of embedded software using free-choice petri nets. In: Proceedings of the 36th annual ACM/IEEE design automation conference, pp 805–810

    Google Scholar 

  5. Lee EA, Parks TM (1995) Dataflow process networks. Proc IEEE 83(5):773–801

    Article  Google Scholar 

  6. Kahn G (1974) The semantics of a simple language for parallel programming. Inf process 74:471–475

    MathSciNet  Google Scholar 

  7. Janneck JW, Mattavelli M, Raulet M, Wipliez M (2010) Reconfigurable video coding: a stream programming approach to the specification of new video coding standards. In: Proceedings of the first annual ACM SIGMM conference on, Multimedia systems, pp 223–234

    Google Scholar 

  8. Nezan JF (2002) Integration de services video mpeg sur architectures paralleles. Ph.D. thesis, IETR INSA Rennes

    Google Scholar 

  9. Sinnen O (2007) Task scheduling for parallel systems (Wiley series on parallel and distributed computing. Wiley-Interscience, Hoboke

    Google Scholar 

  10. Lee E, Messerschmitt D (1987) Synchronous data flow. Proc IEEE 75(9):1235–1245

    Article  Google Scholar 

  11. Buck JT, Lee EA (1993) Scheduling dynamic dataflow graphs with bounded memory using the token flow model. In: 1993 IEEE international conference on acoustics, speech, and, signal processing, 1993 ICASSP-93, vol. 1

    Google Scholar 

  12. Bilsen G, Engels M, Lauwereins R, Peperstraete JA (1995) Cyclo-static data flow. In: International conference on Acoustics, speech, and signal processing, 1995, vol. 5

    Google Scholar 

  13. Cormen TH, Leiserson CE, Rivest RL, Stein C (2001) Introduction to algorithms, 2nd edn. MIT Press, Cambridge

    MATH  Google Scholar 

  14. Sriram S, Bhattacharyya SS (2009) Embedded multiprocessors: scheduling and synchronization, 2nd edn. CRC Press, Boca Raton

    Book  Google Scholar 

  15. Kwok Y (1997) High-performance algorithms of compile-time scheduling of parallel processors. Ph.D. thesis, Hong Kong University of Science and Technology

    Google Scholar 

  16. Pino JL, Bhattacharyya SS, Lee EA (1995) A hierarchical multiprocessor scheduling framework for synchronous dataflow graphs. Laboratory, University of California at Berkeley pp 95–36. doi:10.1.1.24.3759. http://citeseerx.ist.psu.edu/viewdoc/summary?doi=?doi=10.1.1.24.3759

  17. Piat J (2010) Data flow modeling and multi-core optimization of loop patterns. Ph.D. thesis, INSA Rennes

    Google Scholar 

  18. Lee EA, Messerschmitt DG (1987) Static scheduling of synchronous data flow programs for digital signal processing. IEEE Trans Comput 36(1):24–35

    Article  MATH  Google Scholar 

  19. Bhattacharya B, Bhattacharyya S (2001) Parameterized dataflow modeling for DSP systems. IEEE Trans Signal Process 49(10):2408–2421

    Article  MathSciNet  Google Scholar 

  20. Piat J, Bhattacharyya SS, Pelcat M, Raulet M (2009) Multi-core code generation from interface based hierarchy. DASIP 2009

    Google Scholar 

  21. Bhattacharya B, Bhattacharyya S (2002) Consistency analysis of reconfigurable dataflow specifications. In. Lecture notes in computer science, pp 308–311

    Google Scholar 

  22. Piat J, Bhattacharyya SS, Raulet M (2009) Interface-based hierarchy for synchronous data-flow graphs. SAMOS conference IX

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer-Verlag London

About this chapter

Cite this chapter

Pelcat, M., Aridhi, S., Piat, J., Nezan, JF. (2013). Dataflow Model of Computation. In: Physical Layer Multi-Core Prototyping. Lecture Notes in Electrical Engineering, vol 171. Springer, London. https://doi.org/10.1007/978-1-4471-4210-2_3

Download citation

  • DOI: https://doi.org/10.1007/978-1-4471-4210-2_3

  • Published:

  • Publisher Name: Springer, London

  • Print ISBN: 978-1-4471-4209-6

  • Online ISBN: 978-1-4471-4210-2

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics