Dataflow Model of Computation

  • Maxime Pelcat
  • Slaheddine Aridhi
  • Jonathan Piat
  • Jean-François Nezan
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 171)


To study the LTE physical layer on multi-core architectures, a Model of Computation (MoC) is needed to specify the LTE algorithms. This MoC must have the necessary expressivity, must show the algorithm parallelism and must be capable of locating system bottlenecks.


Source Node Direct Acyclic Graph Sink Node Precedence Graph Circular Buffer 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    Chang WT, Ha S, Lee EA (1997) Heterogeneous simulation—mixing discrete-event models with dataflow. J VLSI Signal Process 15(1):127–144CrossRefGoogle Scholar
  2. 2.
    International Technology Roadmap for Semiconductors (2009) I.T.R.: Design.
  3. 3.
    Sgroi M, Lavagno L, Sangiovanni-Vincentelli A (2000) Formal models for embedded system design. IEEE Des Test Comput 17(2):14–27CrossRefGoogle Scholar
  4. 4.
    Sgroi M, Lavagno L, Watanabe Y (1999) Sangiovanni-Vincentelli, A.: Synthesis of embedded software using free-choice petri nets. In: Proceedings of the 36th annual ACM/IEEE design automation conference, pp 805–810Google Scholar
  5. 5.
    Lee EA, Parks TM (1995) Dataflow process networks. Proc IEEE 83(5):773–801CrossRefGoogle Scholar
  6. 6.
    Kahn G (1974) The semantics of a simple language for parallel programming. Inf process 74:471–475MathSciNetGoogle Scholar
  7. 7.
    Janneck JW, Mattavelli M, Raulet M, Wipliez M (2010) Reconfigurable video coding: a stream programming approach to the specification of new video coding standards. In: Proceedings of the first annual ACM SIGMM conference on, Multimedia systems, pp 223–234Google Scholar
  8. 8.
    Nezan JF (2002) Integration de services video mpeg sur architectures paralleles. Ph.D. thesis, IETR INSA RennesGoogle Scholar
  9. 9.
    Sinnen O (2007) Task scheduling for parallel systems (Wiley series on parallel and distributed computing. Wiley-Interscience, HobokeGoogle Scholar
  10. 10.
    Lee E, Messerschmitt D (1987) Synchronous data flow. Proc IEEE 75(9):1235–1245CrossRefGoogle Scholar
  11. 11.
    Buck JT, Lee EA (1993) Scheduling dynamic dataflow graphs with bounded memory using the token flow model. In: 1993 IEEE international conference on acoustics, speech, and, signal processing, 1993 ICASSP-93, vol. 1Google Scholar
  12. 12.
    Bilsen G, Engels M, Lauwereins R, Peperstraete JA (1995) Cyclo-static data flow. In: International conference on Acoustics, speech, and signal processing, 1995, vol. 5Google Scholar
  13. 13.
    Cormen TH, Leiserson CE, Rivest RL, Stein C (2001) Introduction to algorithms, 2nd edn. MIT Press, CambridgeMATHGoogle Scholar
  14. 14.
    Sriram S, Bhattacharyya SS (2009) Embedded multiprocessors: scheduling and synchronization, 2nd edn. CRC Press, Boca RatonCrossRefGoogle Scholar
  15. 15.
    Kwok Y (1997) High-performance algorithms of compile-time scheduling of parallel processors. Ph.D. thesis, Hong Kong University of Science and TechnologyGoogle Scholar
  16. 16.
    Pino JL, Bhattacharyya SS, Lee EA (1995) A hierarchical multiprocessor scheduling framework for synchronous dataflow graphs. Laboratory, University of California at Berkeley pp 95–36. doi:
  17. 17.
    Piat J (2010) Data flow modeling and multi-core optimization of loop patterns. Ph.D. thesis, INSA RennesGoogle Scholar
  18. 18.
    Lee EA, Messerschmitt DG (1987) Static scheduling of synchronous data flow programs for digital signal processing. IEEE Trans Comput 36(1):24–35MATHCrossRefGoogle Scholar
  19. 19.
    Bhattacharya B, Bhattacharyya S (2001) Parameterized dataflow modeling for DSP systems. IEEE Trans Signal Process 49(10):2408–2421MathSciNetCrossRefGoogle Scholar
  20. 20.
    Piat J, Bhattacharyya SS, Pelcat M, Raulet M (2009) Multi-core code generation from interface based hierarchy. DASIP 2009Google Scholar
  21. 21.
    Bhattacharya B, Bhattacharyya S (2002) Consistency analysis of reconfigurable dataflow specifications. In. Lecture notes in computer science, pp 308–311Google Scholar
  22. 22.
    Piat J, Bhattacharyya SS, Raulet M (2009) Interface-based hierarchy for synchronous data-flow graphs. SAMOS conference IXGoogle Scholar

Copyright information

© Springer-Verlag London 2013

Authors and Affiliations

  • Maxime Pelcat
    • 1
  • Slaheddine Aridhi
    • 2
  • Jonathan Piat
    • 3
  • Jean-François Nezan
    • 1
  1. 1.INSA RennesRennes Cedex 7France
  2. 2.Texas InstrumentsVilleneuve-LoubetFrance
  3. 3.LAA/CNRSToulouseFrance

Personalised recommendations