Skip to main content

The Nature of Delay-Insensitive Computing

  • Conference paper

Part of the book series: Workshops in Computing ((WORKSHOPS COMP.))

Abstract

Delay-insensitive systems are systems whose correct functioning does not depend on delay assumptions. In this paper a gradual introduction to delay-insensitivity is given, illustrated by many examples. Precise definitions are given of delay-insensitivity, decomposition (or refinement), and speed-independence. Recent results of the associated theory are touched upon.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Clifford Barney. Logic designers toss out the clock. Electronics Dec. 9, 1985, 42–45

    Google Scholar 

  2. J.A. Brzozowski and J.C. Ebergen. On the Delay-Sensitivity of Gate Networks. Computing Science Note 90/5, TU Eindhoven, 1990

    Google Scholar 

  3. T.J. Chaney and C.E. Molnar. Anomalous behavior of synchronizer and arbiter circuits. IEEE Transactions on Computers,Vol. C-22, 1973, 421–422

    Article  Google Scholar 

  4. W. Chen, J.T. Udding, and T. Verhoeff. Networks of communicating processes and their (de)-composition in The Mathematics of Program Construction (J.L.A. van de Snepscheut, ed.). LNCS 375, Springer-Verlag, 1989, 174–176

    Google Scholar 

  5. J.C. Ebergen. Translating Programs into Delay-Insensitive Circuits. CWI Tract 56, CWI, Amsterdam, 1989

    MATH  Google Scholar 

  6. Mark B. Josephs. Receptive Process Theory. Computing Science Note 90/8, TU Eindhoven, 1990

    Google Scholar 

  7. Anne Kaldewaij. A Formalism for Concurrent Processes. Ph.D. Thesis, TU Eindhoven, 1986

    MATH  Google Scholar 

  8. Alain J. Martin. Compiling communicating processes into delay-insensitive circuits. Distributed Computing, 1,1986, 247–260

    Article  Google Scholar 

  9. Alain J. Martin. The limitations of delay-insensitivity in asynchronous circuits in Beauty Is Our Business (W.H.J. Feijen et al., eds.) Springer-Verlag, 1990, 302–311

    Google Scholar 

  10. R.E. Miller. Switching Theory, Vol. 2, Wiley, 1965

    Google Scholar 

  11. Charles E. Molnar, Ting-Pien Fang and Frederick U. Rosenberger. Synthesis of delay-insensitive modules in 1985 Chapel Hill Conference on Very Large Scale Integration (Henry Fuchs, ed.) Computer Science Press, 1985, 67–86

    Google Scholar 

  12. Martin Rem. Concurrent computations and VLSI circuits in Control Flow and Data Flow (M. Broy, ed.) Springer-Verlag, 1985, 399–437

    Google Scholar 

  13. Science and the citizen. Scientific American, 228, April 1973, 43–44

    Article  Google Scholar 

  14. C.L. Seitz. System timing in Carver Mead and Lynn Conway, Introduction to VLSI Systems. Addison-Wesley, 1980, 218–262

    Google Scholar 

  15. I.E. Sutherland. Micropipelines. Commun. ACM, 32, 1989, 720–738

    Article  Google Scholar 

  16. Jan Tijmen Udding. A formal model for defining and classifying delay-insensitive circuits and systems. Distributed Computing, 1,1986, 197–204

    Article  Google Scholar 

  17. Jan Tijmen Udding and Tom Verhoeff. The Mathematics of Directed Specifications. Technical Report WUCS 88–20, Washington University, 1988

    Google Scholar 

  18. C.H. (Kees) van Berkel and Ronald W.J.J. Saeijs. Compilation of communicating processes into delay-insensitive circuits in 1988 IEEE Int. Conf. on Computer Design, IEEE Computer Society Press, 1988, 157–162

    Google Scholar 

  19. Jan L.A. van de Snepscheut. Trace Theory and VLSI Design. LNCS 200, Springer-Verlag, 1985

    MATH  Google Scholar 

  20. Tom Verhoeff. Delay-insensitive codes—an overview. Distributed Computing, 3, 1988, 1–8

    Article  MATH  Google Scholar 

  21. Alexandre Yakovlev. Designing self-timed systems. VLSI Systems Design, September 1985, 70–90

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1991 British Computer Society

About this paper

Cite this paper

Rem, M. (1991). The Nature of Delay-Insensitive Computing. In: Birtwistle, G. (eds) IV Higher Order Workshop, Banff 1990. Workshops in Computing. Springer, London. https://doi.org/10.1007/978-1-4471-3182-3_8

Download citation

  • DOI: https://doi.org/10.1007/978-1-4471-3182-3_8

  • Publisher Name: Springer, London

  • Print ISBN: 978-3-540-19660-0

  • Online ISBN: 978-1-4471-3182-3

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics