Advertisement

A Case Study in Pipeline Processor Farming: Parallelising the H.263 Encoder

  • H. Sava
  • M. Fleury
  • A. C. Downton
  • A. F. Clark

Abstract

This paper describes the parallelisation of the H.263 hybrid video encoder algorithm based upon a pipelines of processor farms (PPF) paradigm. In addition, a data-farming template, which can be very useful for several image coding algorithms, was incorporated in the PPF model. A variety of parallel topologies were implemented in order to obtain the best time performance for an eight processor distributed-memory machine. Results show that, due to communication overheads and algorithm constraints, the speed-up performance is below the value predicted by static analysis. However, the design examples indicated how to modify the PPF methodology in identifying those algorithm components which restrict scaling performance. The paper highlights the problems associated with the parallelisation of sequential algorithms and emphasises the need for generic tools to facilitate such conversion.

Keywords

Execution Time Pipeline Stage Passing Pointer Parallel Topology High Communication Bandwidth 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    “ITU-T Recommendation H.263”, Technical Report, 1995.Google Scholar
  2. [2]
    A. C. Downton, R. W.S. Tregidgo, A. Cuhadar “Top-down Structured Parallelisation of Embedded Image Processing Applications”, IEE Proc. Vis. Image Signal Process., Vol. 141, No. 6, pp. 431–437, Dec. 1994.CrossRefGoogle Scholar
  3. [3]
    A. C. Downton, “Generalised Approach to Parallelising Image Sequence Coding Algorithms”, IEE Proc. Vis. Image Signal Process., Vol. 141, No. 6, pp. 438–445, Dec. 1994.CrossRefGoogle Scholar
  4. [4]
    G. M. Amdahl, “Limits of Expectation”, Int. J. Supercomput. Appl., pp. 88–94, No. 2, 1982.CrossRefGoogle Scholar
  5. [5]
    A. Geist, A. Beguelin, J. Dongarra, W. Jiang, R. Manchek, V. Sunderam, “PVM: Parallel Virtual Machine—A Users’ Guide and Tutorial for Networked Parallel Computing”, The MIT Press, Cambridge, MA, USA, 1994.MATHGoogle Scholar
  6. [6]
    A. C. Downton “Speed-Up Trend Analysis for H.261 and Model-Based Image Coding Algorithms Using a Parallel-Pipeline Model”, Signal Processing: Image Communication, Vol. 7, pp. 489–502, 1995.CrossRefGoogle Scholar
  7. [7]
    D. Bailey, M. Cressa, J. Fandrianto, D. Neubauer, H. Rainnie, Ch-Sh. Wang, “Programmable Vision Processor/Controller for Flexible Implementation of Current and Future Image Compression Standards”, IEEE Micro, pp. 33–39. Oct. 1992.Google Scholar
  8. [8]
    Transtech Parallel Systems Corporation “The Paramid Users Guide”, 1993.Google Scholar
  9. [9]
    M. Atkins, “Performance of the i860 Microprocessor”, IEEE Micro, pp. 24–78, Oct. 1991.Google Scholar
  10. [10]
    M. Fleury, H.P. Sava, A.C. Downton and A.F. Clark “Designing and Instrumenting a Software Template for Embedded Parallel Systems”, In this volume.Google Scholar

Copyright information

© Springer-Verlag London Limited 1996

Authors and Affiliations

  • H. Sava
    • 1
  • M. Fleury
    • 1
  • A. C. Downton
    • 1
  • A. F. Clark
    • 1
  1. 1.Department of Electronic Systems EngineeringUniversity of EssexColchesterUK

Personalised recommendations