Skip to main content

Introduction

  • Chapter
  • First Online:
Programming Many-Core Chips

Abstract

The primary goal of this chapter is to introduce the background and historical reasons that led to the emergence of multi-core chips. We look at some of the most important challenges—power constraints, memory latency and memory bandwidth issues—that accompanied the development of computing environments during the past two decades. Within this context we introduce the purpose and the content of this book: a survey of the state of the art of practice and research into programming chips with tens to hundreds of cores. The chapter is concluded with the outline of the rest of the book.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 119.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Sutter, H (2005) The Free Lunch is Over: A Fundamental Turn toward Concurrency in Software. Dr. Dobb’s Journal 30(3)

    Google Scholar 

  2. Moore G (1965) Cramming More Components onto Integrated Circuits. Electronics 38(8), Available from Intel’s homepage: ftp://download.intel.com/museum/Moores_Law/Articles-Press_Releases/Gordon_Moore_1965_Article.pdf. Accessed 11 January 2011

    Google Scholar 

  3. Agarwal A, Levy M (2007) The KILL Rule for Multicore. Design Automation Conference 2007: 750-753

    Google Scholar 

  4. Intel Corporation (2010) Petascale to Exascale: Extending Intel’s HPC Commitment. http://download.intel.com/pressroom/archive/reference/ISC_2010_Skaugen_keynote.pdf. Accessed 11 January 2011

    Google Scholar 

  5. Amdahl G (1967) Validity of the Single Processor Approach to Achieving Large-Scale Computing Capabilities. American Federation of Information Processing Societies (AFIPS) Conference Proceedings 30:483-485

    Google Scholar 

  6. Gustafson J L (1988) Reevaluating Amdahl’s Law. Communications of the ACM 31(5): 532-533. Online at http://www.scl.ameslab.gov/Publications/Gus/AmdahlsLaw/Amdahls.html. Accessed 11 January 2011

  7. Mattson T (2010) Our Pattern Language (OPL). http://parlab.eecs.berkeley.edu/wiki/_media/patterns/opl_pattern_language-feb-13.pdf. Accessed 11 January 2011

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to András Vajda .

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer Science+Business Media, LLC

About this chapter

Cite this chapter

Vajda, A. (2011). Introduction. In: Programming Many-Core Chips. Springer, Boston, MA. https://doi.org/10.1007/978-1-4419-9739-5_1

Download citation

  • DOI: https://doi.org/10.1007/978-1-4419-9739-5_1

  • Published:

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4419-9738-8

  • Online ISBN: 978-1-4419-9739-5

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics