Regular Versus Irregular TSV Placement for 3D IC

  • Sung Kyu Lim
Chapter

Abstract

Through-silicon via (TSV) is the enabling technology for fine-grained integration of multiple dies into a single 3D stack. However, TSVs occupy significant silicon area due to their sheer size, which has a great effect on the power and performance of 3D ICs. Whereas well-managed TSVs alleviate routing congestion, reduce wirelength, and improve performance, excessive or ill-managed TSVs not only increase the die area but also degrade performance and power. In this chapter, we study the impact of TSVs on the quality of 3D IC layouts. We first study two design schemes, namely TSV co-placement (irregular TSV placement) and TSV site (regular TSV placement), for the design of 3D ICs. In addition, we develop a force-directed 3D gate-level placement algorithm to find optimal locations of TSVs and gates. One key problem to solve in regular TSV placement is how to assign 3D nets to pre-placed TSVs. To solve this problem effectively, we study two TSV assignment algorithms, compare them with other TSV assignment algorithms, and analyze the impact of the quality of TSV assignment algorithms on 3D ICs. Experimental results show that the wirelength of 3D ICs is shorter than that of 2D ICs by up to 25 %. We also compare timing and power of 2D and 3D ICs.

The materials presented in this chapter are based on [19].

Keywords

Liner Sorting 

References

  1. 1.
    K. Bernstein, P. Andry, J. Cann, P. Emma, D. Greenberg, W. Haensch, M. Ignatowski, S. Koester, J. Magerlein, R. Puri, A. Young, Interconnects in the third dimension: design challenges for 3D ICs, in Proceedings of ACM Design Automation Conference (IEEE, Piscataway, 2007), pp. 562–567Google Scholar
  2. 2.
    E. Beyne, P.D. Moor, W. Ruythooren, R. Labie, A. Jourdain, H. Tilmans, D.S. Tezcan, P. Soussan, B. Swinnen, R. Cartuyvels, Through-silicon via and die stacking technologies for microsystems-integration, in Proceedings of IEEE International Electron Devices Meeting (IEEE, Piscataway, 2008), pp. 1–4Google Scholar
  3. 3.
    Cadence Design Systems, QRC Extraction Users Manual 8.1.2Google Scholar
  4. 4.
    Cadence Design Systems, Soc Encounter, 2009. http://www.cadence.com
  5. 5.
    H. Chaabouni, M. Rousseau, P. Leduc, A. Farcy, R.E. Farhane, A. Thuaire, G. Haury, A. Valentian, G. Billiot, M. Assous, F.D. Crecy, J. Cluzel, A. Toffoli, D. Bouchu, L. Cadix, T. Lacrevaz, P. Ancey, N. Sillon, B. Flechet, Investigation on TSV impact on 65 nm CMOS devices and circuits, in Proceedings of IEEE International Electron Devices Meeting (IEEE, Piscataway, 2010)Google Scholar
  6. 6.
    J. Cong, S.K. Lim, Edge separability based circuit clustering with application to multi-level circuit partitioning. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 23(3), 346–357 (2004)CrossRefGoogle Scholar
  7. 7.
    J. Cong, G. Luo, A Multilevel analytical placement for 3D ICs, in Proceedings of Asia and South Pacific Design Automation Conference (IEEE, Piscataway, 2009)Google Scholar
  8. 8.
    J. Cong, G. Luo, J. Wei, Y. Zhang, Thermal-aware 3D IC placement via transformation, in Proceedings of Asia and South Pacific Design Automation Conference (IEEE, Piscataway, 2007), pp. 780–785Google Scholar
  9. 9.
    X. Dong, Y. Xie, System-level cost analysis and design exploration for three-dimensional integrated circuits (3D ICs), in Proceedings of Asia and South Pacific Design Automation Conference (IEEE, Piscataway, 2009), pp. 234–241Google Scholar
  10. 10.
    B. Goplen, S. Sapatnekar, Efficient thermal placement of standard cells in 3D ICs using a force directed approach, in Proceedings of IEEE International Conference on Computer-Aided Design (ACM, New York; IEEE, Piscataway, 2003)Google Scholar
  11. 11.
    B. Goplen, S. Sapatnekar, Thermal via placement in 3D ICs, in Proceedings of International Symposium on Physical Design (ACM, New York, 2005), pp. 167–174Google Scholar
  12. 12.
    B. Goplen, S. Sapatnekar, Placement of 3D ICs with thermal and interlayer via considerations, in Proceedings of ACM Design Automation Conference (IEEE, Piscataway, 2007), pp. 626–631Google Scholar
  13. 13.
    H. Hua, C. Mineo, K. Schoenfliess, A. Sule, S. Melamed, R. Jenkal, W.R. Davis, Exploring compromises among timing, power and temperature in three-dimensional integrated circuits, in Proceedings of ACM Design Automation Conference (IEEE, Piscataway, 2006), pp. 997–1002Google Scholar
  14. 14.
    IMEC, 3D stacked IC (3D-SIC), 2008. http://www.imec.be
  15. 15.
    IWLS, IWLS 2005 benchmarks, 2005. http://www.iwls.org/iwls2005
  16. 16.
    J.W. Joyner, P. Zarkesh-Ha, J.A. Davis, J.D. Meindl, A three-dimensional stochastic wire-length distribution for variable separation of strata, in Proceedings of IEEE International Interconnect Technology Conference (IEEE, Piscataway, 2000), pp. 126–128Google Scholar
  17. 17.
    G. Karypis, V. Kumar, hMETIS, a hypergraph partitioning package version 1.5.3, 2007. http://glaros.dtc.umn.edu/gkhome/metis/hmetis/download
  18. 18.
    D.H. Kim, S.K. Lim, Through-silicon-via-aware delay and power prediction model for buffered interconnects in 3D ICs, in Proceedings of ACM/IEEE International Workshop on System Level Interconnect Prediction (ACM, New York, 2010), pp. 25–32Google Scholar
  19. 19.
    D.H. Kim, K. Athikulwongse, S.K. Lim, A study of through-silicon-via impact on the 3D stacked IC layout, in Proceedings of IEEE International Conference on Computer-Aided Design (ACM, New York, 2009)Google Scholar
  20. 20.
    D.H. Kim, S. Mukhopadhyay, S.K. Lim, Through-silicon-via aware interconnect prediction and optimization for 3D stacked ICs, in Proceedings of ACM/IEEE International Workshop on System Level Interconnect Prediction (ACM, New York, 2009), pp. 85–92Google Scholar
  21. 21.
    D.H. Kim, S. Mukhopadhyay, S.K. Lim, TSV-aware interconnect length and power prediction for 3D stacked ICs, in Proceedings of IEEE International Interconnect Technology Conference (IEEE, Piscataway, 2009), pp. 26–28Google Scholar
  22. 22.
    M. Koyanagi, T. Fukushima, T. Tanaka, High-deisnty through silicon vias for 3-D LSIs, in Proceedings of the IEEE (IEEE, Piscataway 2009), pp. 49–59Google Scholar
  23. 23.
    H.W. Kuhn. The hungarian method for the assignment problem. Nav. Res. Logist. 2, 83–97 (1955)CrossRefGoogle Scholar
  24. 24.
    Y.-J. Lee, S.K. Lim, Timing analysis and optimization for 3D stacked multi-core microprocessors, in Proceedings of International 3D System Integration Conference (IEEE, Piscataway, 2010)Google Scholar
  25. 25.
    H.Y. Li, E. Liao, X.F. Pang, H. Yu, X.X. Yu, J.Y. Sun, Fast electroplating TSV process development for the via-last approach, in IEEE Electronic Components and Technology Conference (IEEE, Piscataway, 2010), pp. 777–780Google Scholar
  26. 26.
    Nangate, Nangate 45 nm open cell library, 2009. http://www.nangate.com
  27. 27.
    NCSU, FreePDK45, 2009. http://www.eda.ncsu.edu/wiki/FreePDK
  28. 28.
    I. Savidis, E.G. Friedman, Closed-form expressions of 3-D via resistance, inductance, and capacitance. IEEE Trans. Electron Devices 56(9), 1873–1881 (2009)CrossRefGoogle Scholar
  29. 29.
    P. Spindler, U. Schlichtmann, F.M. Johannes, Kraftwerk2 – a fast force-directed quadratic placement approach using an accurate net model. IEEE Trans Comput. Aided Des. Integr. Circuits Syst. 27(8), 1398–1411 (2008)CrossRefGoogle Scholar
  30. 30.
    Synopsys, PrimeTime, 2008. http://www.synopsys.com
  31. 31.
    T. Thorolfsson, K. Gonsalves, P.D. Franzon, Design automation for a 3DIC FFT processor for synthetic aperture radar: a case study, in Proceedings of ACM Design Automation Conference (ACM, New York, 2009), pp. 51–56Google Scholar
  32. 32.
    M.-C. Tsai, T.-C. Wang, T. Hwang, Through-silicon via planning in 3-D floorplanning, in IEEE Transactions on VLSI Systems (IEEE, New York, 2010)Google Scholar
  33. 33.
    H. Yan, Z. Li, Q. Zhou, X. Hong, Via assignment algorithm for hierarchical 3-D placement, in Proceedings of IEEE International Conference on Communications, Circuits and Systems (IEEE, Piscataway, 2005), pp. 1225–1229Google Scholar

Copyright information

© Springer Science+Business Media New York 2013

Authors and Affiliations

  • Sung Kyu Lim
    • 1
  1. 1.School of Electrical and Computer EngineeringGeorgia Institute of TechnologyAtlantaUSA

Personalised recommendations