Abstract
Electrical measurements are made either by directly contacting the test structure on a silicon wafer to the test equipment as shown in Fig. 2.1 or after dicing and packaging the test structure. The design of test structures is therefore closely coupled to the method of interfacing to the test equipment and the capabilities and limitations of the test equipment itself. Design and test efficiency is improved by standardizing the footprints of each class of test structures and maintaining a high degree of commonality among them. Many of the test structures for MOSFET and CMOS circuit characterization may be implemented at the first level of metal. During technology development and manufacturing, feedback from such test structures early in the process cycle can help reduce the fabrication cost of CMOS products. In this chapter, the essential elements of electrical test structures in CMOS technology are introduced. Special emphasis is placed on integrating the design effort with silicon area usage constraints and test requirements. The concepts presented here for achieving efficiency in design, data acquisition, and analysis are followed throughout the book.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
Weste NHE, Eshraghian K, Smith MJS (2000) Principles of CMOS VLSI design, 2nd edn. Addison Wesley
Baker RJ (2010) CMOS circuit design, layout and simulation, 3rd edn. Wiley, Hoboken, NJ
Uyemura JP (2001) CMOS logic circuit design. Kluwer Academic
Taur Y, Ning TH (2009) Fundamentals of modern VLSI devices, 2nd edn. Cambridge University Press, New York, NY
Sze SM (2002) Semiconductor devices: physics and technology, 2nd edn. Wiley, New York, NY
Jaeger RC (2001) Introduction to microelectronic fabrication, vol 5, modular series on solid state devices, 2nd edn. Prentice Hall, Englewood-Cliffs, NJ
Campbell SA (2001) The science and engineering of microelectronic fabrication, 2nd edn. Oxford University Press, New York, NY
Schroder DK (2006) Semiconductor material and device characterization, 3rd edn. Wiley, Hoboken, NJ
Moore GE (1965) Cramming more components onto integrated circuits. Electronics 38:114–117
Natarajan S, Armstrong M, Bost M, Brain R, Brazier M, Chang C-H (2008) A 32 nm logic technology featuring 2nd generation high K+ metal-gate transistors, enhanced channel strain and 0.171 μm2 SRAM cell size in 291 Mb array. IEEE international electron device meeting, IEDM-2008: 1–3
Weeden O (2003) Probe card tutorial. http://www.accuprobe.com/Downloads/Probe%20Card%20Tutorial.pdf. Accessed 15 Mar 2011
Bakoglu HB, Meindl JD (1985) Optimal interconnection circuits for VLSI. IEEE Trans. Electron Dev ED-32:903–909
Ketchen MB, Bhushan M (2006) Product-representative “at speed” test structures for CMOS characterization. IBM J Res Dev 50:451–468
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2011 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Bhushan, M., Ketchen, M.B. (2011). Test Structure Basics. In: Microelectronic Test Structures for CMOS Technology. Springer, New York, NY. https://doi.org/10.1007/978-1-4419-9377-9_2
Download citation
DOI: https://doi.org/10.1007/978-1-4419-9377-9_2
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4419-9376-2
Online ISBN: 978-1-4419-9377-9
eBook Packages: EngineeringEngineering (R0)