Abstract
The NoC architecture promises reliable high performance low power on-chip communication. To realize such promises, performance-energy trade-off analysis is carried out in this chapter to compare two competing error control strategies: forward error correction (FEC) versus automatic re-transmission request (ARQ). Contrary to previously reported results, we show that the ARQ scheme would consume more power than the FEC scheme to offer the same level of reliability when the power consumption of the re-transmission buffers is factored into the equation. This new finding leads to the conclusion that FEC error control strategy is more suitable for NoC implementation compared to ARQ.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
G. Martin, “Design Methodologies for System Level IP”, in Proceedings of the Conference on Design, Automation and Test in Europe, pp. 286–289, March 1998
J. Nurmi, H. Tenhunen, J. Isoaho, and A. Jantsch, Interconnect-Centric Design for Advanced SOC and NOC, Springer, 2004
R. Ho, K. W. Mai, and M. A. Horowitz, “The Future of Wires”, Proceedings of the IEEE, vol. 89, no. 4, pp. 490–504, April 2001
R. Hegde and N. R. Shanbhag, “Toward Achieving Energy Efficiency in Presence of Deep Submicron Noise,” IEEE Transactions on Very Large Scale Integration Systems, vol. 8, no. 4, pp. 379–391, August 2000
C. Constantinescu, “Trends and Challenges in VLSI Circuit Reliability”, IEEE Micro, vol. 23, no. 4, pp. 14–19, July 2003
N. Cohen, T. S. Sriram, N. Leland, S. Butler, and R. Flatley, “Soft Error Considerations for Deep-Submicron CMOS Circuit Applications”, in Proceedings of the International Electron Devices Meeting Technical Digest, pp. 315–318, December 1999
P. Shivakumar, M. Kistler, S. Keckler, D. Burger, and L. Alvisi, “Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic”, in Proceeding of the Dependable Systems and Networks, pp. 389–398, June 2002
D. Sylvester, “A Global Wiring Paradigm for Deep Submicron Design”, IEEE Transactions on Computer Aided Design of Integrated Circuit and Systems, vol. 19, no. 2, pp. 242–252, February 2000
R. Marculescu, U. Y. Ogras, L. S. Peh, N. E. Jerger, and Y. Hoskote, “Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 1, pp. 3–21, January 2009
P. Vellanki, N. Banerjee, and K. S. Chatha, “Quality-of-Service and Error Control Techniques for Mesh-Based Network-on-Chip Architectures”, ACM Very Large Scale Integration Journal, vol. 38, no. 3, pp. 353–382, January 2005
T. Bjerregaard and S. Mahadevan, “A Survey of Research and Practices of Network-on-Chip”, ACM Computing Surveys, vol. 38, no. 1, pp. 1–51, March 2006
J. Duato, S. Yalamanchili, and L. Ni, Interconnection Networks: An Engineering Approach, Morgan Kaufmann, 2002
A. Jantsch and H. Tenhunen, Networks on Chip, Kluwer Academic, 2003
A. Pullini, F. Angiolini, D. Bertozzi, and L. Benini, “Fault Tolerance Overhead in Network-on-Chip Flow Control Schemes”, in Proceeding of the Symposium on Integrated Circuits and Systems Design, pp. 224–229, September 2005
A. Ejlali, B.M. Al-Hashimi, P. Rosinger, and S. G. Miremadi, “Joint Consideration of Fault-Tolerance, Energy-Efficiency and Performance in On-Chip Networks”, in Proceedings of the Conference on Design, Automation and Test in Europe, pp. 1647–1652, April 2007
F. Worm, P. Ienne, P. Thiran, and G. DeMicheli, “A Robust Self-Calibrating Transmission Scheme for On-Chip Networks”, IEEE Transactions on Very Large Scale Integration Systems, vol. 13, no. 1, pp. 126–139, January 2005
C. Svensson, “Optimum Voltage Swing on On-Chip and Off-Chip Interconnect”, IEEE Journal of Solid-State Circuits, vol. 36, no. 7, pp. 1108–1112, July 2001
D. Bertozzi, L. Benini, and G. DeMicheli, “Error Control Schemes for On-Chip Communication Links: the Energy-Reliability Tradeoff”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 6, pp. 818–831, June 2005
S. Murali, T. Theocharides, N. Vijaykrishnan, M. J. Irwin, L. Benini, and G. DeMicheli, “Analysis of Error Recovery Schemes for Networks on Chips”, IEEE Design & Test of Computers, vol. 22, no. 5, pp. 434–442, September 2005
G. DeMicheli and L. Benini, Networks on Chips: Technology and Tools, Morgan Kaufmann, 2006
S. Lin and D. J. Costello, Error Control Coding, Prentice-Hall, 1983
J. Hu and R. Marculescu, “Energy-Aware Communication and Task Scheduling for Network-on-Chip Architectures under Real-Time Constraints”, in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, pp. 234–239, February 2004
E. Shih, “Physical Layer Driven Protocol and Algorithm Design for Energy-Efficient Wireless Sensor Networks”, in Proceedings of the International Conference on Mobile Computing and Networking, pp. 272–287, July 2001
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2012 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Chen, SJ., Lan, YC., Tsai, WC., Hu, YH. (2012). Performance-Energy Tradeoffs for Noc Reliability. In: Reconfigurable Networks-on-Chip. Springer, New York, NY. https://doi.org/10.1007/978-1-4419-9341-0_4
Download citation
DOI: https://doi.org/10.1007/978-1-4419-9341-0_4
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4419-9340-3
Online ISBN: 978-1-4419-9341-0
eBook Packages: EngineeringEngineering (R0)