Abstract
Turbo coding has become an attractive scheme for design of current communication systems, providing near optimal bit error rates for data transmission at low signal to noise ratios. However, it is as yet unsuitable for use in high data rate mobile systems owing to the high energy consumption of the decoder scheme. Due to the data dominated nature of the decoder, a memory organization providing sufficient bandwidth is the main bottleneck for energy. We have systematically optimized the memory organization’s energy consumption using our Data Transfer and Storage Exploration methodology. This chapter discusses the exploration of the energy versus throughput trade-off for the turbo decoder module, which was obtained using our storage bandwidth optimization tool.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
L. R. Bahl, J. Cocke, F. Jelinek, J. Raviv. Optimal Decoding of Linear Codes for Minimising Symbol Error Rate. IEEE Transactions on Information Theory, Vol. 20, pp. 284–287. 1974.
C. Berrou, A. Glavieux. Near Optimum Error Correcting, Coding and Decoding: Turbo Codes. IEEE Transactions on Communications, Vol. 44, No. 10, pp. 1261–1271. 1996.
E. Brockmeyer, A. Vandecappelle, S. Wuytack, F. Catthoor. Low Power Storage Cycle Budget Distribution Tool Supportfor Hierarchical Graphs. 13th International Symposium on System Synthesis, pp. 20–22, Madrid, Spain. 2000.
E. Brockmeyer, A. Vandecappelle, F. Catthoor. Systematic Cycle Budget versus System Power Trade-off: A New Perspective on System Exploration of Real-time Data-dominated Applications. International Symposium on Low Power Electronics and Design, pp. 137–142, Rapallo, Italy. 2000.
F. Catthoor, S. Wuytack, E. de Greef, F. Balasa, L. Nachtergaele, A. Van decappelle. Custom Memory Management Methodology - Exploration of Memory Organisation for Embedded Multimedia System Design. ISBN 0-7923-8288-9, Kluwer Academic Publishers, Boston. 1998.
F. Catthoor, K. Danckaert, C. Kulkarni, E. Brockmeyer, P-G. Kjeldsberg, T. van Achteren, T. Omnes. Data Access and Storage Management for Embedded Programmable Processors. Kluwer Academic Publishers, Boston. 2002.
H. Dawid, H. Meyr. Real-time Algorithms and VLSI Architectures for Soft Output MAP Convolutional Decoding. 6th IEEE International Symposium on Personal, Indoor and Mobile Radio Communications, Vol. 1, pp. 193–197. 1995.
F. Gilbert, A. Worm, N. Wehn. Low Power Implementation of a Turbo Decoder on Programmable Architectures. Asia South Pacific Design Automation Conference (ASP-DAC), pp. 400–403, Yokohama, Japan. 2001.
A. Giulietti, B. Bougard, V. Derudder, S. Dupont, J. W. Weijers, L. Van der Perre. A 80 Mb/s Low-power Scalable Turbo Codec Core. IEEE Custom Integrated Circuit Conference, pp. 389–392, Orlando, May 2002
A. Giulietti, L. Van der Perre, M. Strum. Parallel turbo coding inter - leavers: avoiding collisions in accesses to storage elements lEE Electronics Letters, Vol. 38, No.5. February 2002.
S. Hong, W. E. Stark et al. Design and Implementation of a Low Complexity VLSI Turbo-Code Decoder Architecture for Low Energy Mobile Wireless Communications. Journal of VLSI Signal Processing, Vol. 24, No.1, pp. 43–57. 2000.
F. Maessen, A. Giuletti, B. Bougard, L. Van der Perre, F. Catthoor, M. Engels. Memory Power Reduction for the High-Speed Implementation of Turbo Codes. IEEE Workshop on Signal Processing Systems (SIPS) Design and Implementation, pp. 16–24, Antwerp, Belgium. September 2001.
G. Masera, G. Piccinini, M. R. Roch, M. Zamboni. VLSI Architectures for Turbo Codes. IEEE Transactions on VLSI Systems, Vol. 7. No.3, pp. 369–379. 1999.
P. Robertson, P. Hoeher. Optimal and sub-optimal Maximum a Posteriori Algorithms Suitable for turbo decoding, IEEE International Conference on Communications, pp. 1009–1013, 1995
C. Schurgers, F. Catthoor, M. Engels. Memory Optimization of MAP Turbo Decoder Algorithms. IEEE Transactions on VLSI Systems, Vol. 9, No.2, pp. 305–312. 2001.
C. E. Shannon. A Mathematical Theory of Communication. Bell System Technical Journal, Vol. 27, pp. 379–423, 623–656. 1948.
Z. Wang, H. Suzuki, K. K. Parhi. VLSI Implementation Issues of Turbo Decoder Design for Wireless Applications. IEEE Workshop on Signal Processing Systems: Design and Implementation, Taipei. 1999.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer Science+Business Media New York
About this chapter
Cite this chapter
Vandecappelle, A., Bougard, B., Shashidhar, K.C., Catthoor, F. (2003). Low-Power Design of Turbo Decoder with Exploration of Energy-Throughput Trade-Off. In: Benini, L., Kandemir, M., Ramanujam, J. (eds) Compilers and Operating Systems for Low Power. Springer, Boston, MA. https://doi.org/10.1007/978-1-4419-9292-5_10
Download citation
DOI: https://doi.org/10.1007/978-1-4419-9292-5_10
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-4879-5
Online ISBN: 978-1-4419-9292-5
eBook Packages: Springer Book Archive