Ensuring functional correctness on RTL designs continues to pose one of the greatest challenges for today’s ASIC and SoC design teams. Rooted in that challenge is the goal to shorten the verification cycle. This requires new design and verification techniques.
KeywordsIntellectual Property Output Port Functional Coverage Verification Tool Implementation Intent
Unable to display preview. Download preview PDF.