Skip to main content

Primetime Basics

  • Chapter
Advanced ASIC Chip Synthesis
  • 560 Accesses

Abstract

PrimeTime (PT) is a sign-off quality static timing analysis tool from Synopsys. Static timing analysis or STA is without a doubt the most important step in the design flow. It determines whether the design works at the required speed. PT analyzes the timing delays in the design and flags violation that must be corrected.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 1999 Springer Science+Business Media New York

About this chapter

Cite this chapter

Bhathagar, H. (1999). Primetime Basics. In: Advanced ASIC Chip Synthesis. Springer, Boston, MA. https://doi.org/10.1007/978-1-4419-8668-9_11

Download citation

  • DOI: https://doi.org/10.1007/978-1-4419-8668-9_11

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-4662-3

  • Online ISBN: 978-1-4419-8668-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics