Abstract
Several BiCMOS drivers have been developed throughout the years. Figure 6.1 shows some examples of these circuits. They can be divided into two categories: partial swing BiCMOS drivers (Figure 6.1(a) & (d)), and full-swing BiCMOS drivers (Figure 6.1(b), (c), (e), and (f)). When both pull-up and pull-down sections utilize bipolar devices the driver is usually classified as ”BiCMOS” (Figure 6.1(a), (b), and (c)). When only the pull-up section includes a bipolar device and a simple NMOS device is used in the pull-down section the driver is classified as ”BiNMOS” (Figure 6.1(d), (e), and (f)).
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
K. Yano, et al, ”3.3-V BiCMOS Circuit Techniques for 250-MHz RISC Arithmetic Modules,” IEEE J. of Solid-State Cir., vol. 27, pp. 373–381, 1992.
N. Hedenstierna and K. Jeppson, ”CMOS Circuit Speed and Buffer Optimization,” IEEE Trans, on Computer-Aided Design, Vol. CAD-6, pp. 270–281, 1987.
S. H. Embabi, A. Bellaouar and M. I. Elmasry, ”Digital BiCMOS Integrated Circuits Design,” Kluwer Academic Publishers, 1993.
Y. Nishio, et al, ”A BiCMOS Logic Gate with Positive Feedback,” ISSCC Tech. Dig., pp. 116–117, 1989.
H. Hara, et al, ”0.5 μm 2M-Transistor BipnMOS Channelless Gate Array,” ISSCC Tech. Dig., pp. 148–149, 1991.
H. Shin, ”Performance Comparison of Driver Configurations and Full-Swing Techniques for BiCMOS Logic Circuits,” IEEE J. of Solid-State Cir., Vol. 25, pp. 863–865, 1990.
S. H. Embabi, et al, ”New Full-Voltage-Swing BiCMOS Buffers,” IEEE J. of Solid-State Cir., Vol. 25, pp. 150–153, 1991.
M. Hiraki, et al, ”A 1.5V Full-Swing BiCMOS Logic Circuit,” ISSCC Tech. Dig., pp. 48–49, 1992.
M. S. Elrabaa, M. S. Obrecht, and M. I. Elmasry, ”Novel Low-Voltage Low-Power Full-Swing BiCMOS Circuits,” IEEE J. Solid-State Circuits, Vol. 29, pp. 86–94, 1994.
HSPICE User’s Manual, Meta-Software, Inc., Campbell, CA, 1990.
T. Arnborg, ”Performance Predictions of Scaled BiCMOS Gates Using Physical Simulation,” IEEE J. of Solid-State Cir., Vol. 27, pp. 754–760, 1992.
M. S. Obrecht, M. I. Elmasry, and E. L. Hesselle, ”TRASIM: Compact and Efficient Two-Dimensional Transient Simulator for Arbitrary Planar Semiconductor Devices,” IEEE Trans, on CAD vol.14, pp.447–458, 1995.
M. S. Obrecht, ”SIMOS-Two-Dimensional Steady-State Simulator for MOS Devices,” Solid-State Electronics, Software Survey Section, vol. 32, No. 6, 1989.
M. S. Obrecht, and J. M. Teven, ”BISIM-A program for Steady-State Two-Dimensional Modeling of Various Bipolar Devices,” Solid-State Electronics, Software Survey Section, v.34, No.7, 1991.
H. Momose, et al., ”Characterization of Speed and Stability of BiNMOS Gates With A Bipolar and PMOSFET Merged Structure,” iEDM Tech. Dig., pp. 231–234, 1990.
M. S. Elrabaa and M. I. Elmasry, ”Design and Optimization of Buffer Chains and Logic Circuits in a BiCMOS Environment,” IEEE J. of Solid-State Civ., vol. 27, pp. 792–801, 1992.
M. S. Elrabaa and M. I. Elmasry, ”Optimization of Digital BiCMOS Circuits, An Overview,” Proc. of the 35th Midwest Sym. on CAS, pp. 571–574, 1992.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1997 Springer Science+Business Media New York
About this chapter
Cite this chapter
Elrabaa, M.S., Abu-Khater, I.S., Elmasry, M.I. (1997). BiCMOS On-Chip Drivers. In: Advanced Low-Power Digital Circuit Techniques. The Springer International Series in Engineering and Computer Science, vol 405. Springer, Boston, MA. https://doi.org/10.1007/978-1-4419-8546-0_6
Download citation
DOI: https://doi.org/10.1007/978-1-4419-8546-0_6
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-4636-4
Online ISBN: 978-1-4419-8546-0
eBook Packages: Springer Book Archive