Skip to main content

Abstract

The advancement in microprocessors and high speed digital signal processors over the past few years is attributed mainly to parallelism and the integration density of VLSI chips. This meant the integration of complete systems on a single chip with many units functioning in parallel to improve the performance and increase the throughput of the system. Parallel operation of these units requires parallel access to the data stored in memory (RAM). To facilitate such an access to a storage memory, a fast and multi-ported register file is used as a buffer between main memory and the functional units. A major drawback of a multi-ported register file is the increase in area needed to accommodate the extra ports.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Jolly, Richard D., ”A 9-ns, 1.4-Gigabyte/s, 17-Ported CMOS Register File”, IEEE Journal of Solid-State Circuits, Oct. 1991.

    Google Scholar 

  2. S. H. K. Embabi, A. Bellaouar and M. I. Elmasry, “BiCMOS Digital Integrated Circuit Design”, Kluwer Academics Pub., MA, 1993.

    Book  Google Scholar 

  3. Ishibashi, K. and et al, ”A 12.5-ns 16-Mb CMOS SRAM with Common-Centroid-Geometry-Layout Sense Amplifiers”, IEEE Journal of Solid-State Circuits, Apr. 1994.

    Google Scholar 

  4. Seki, T. and et al, ”A 6-ns 1MB CMOS SRAM with Latched Sense Amplifier”, IEEE Journal of Solid-State Circuits, Apr. 1993.

    Google Scholar 

  5. Seno, K. and et al, ”A 9-ns 16-Mb CMOS SRAM with Offset-Compensated Current Sense Amplifier”, IEEE Journal of Solid-State Circuits, Nov. 1993.

    Google Scholar 

  6. N.H.E. Weste and K. Eshraghian, ”Principles of CMOS VLSI Design: A systems Perspective”, Addison-Wesley Publishing Company, 2nd ED, 1993.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 1997 Springer Science+Business Media New York

About this chapter

Cite this chapter

Elrabaa, M.S., Abu-Khater, I.S., Elmasry, M.I. (1997). Low-Power Register File. In: Advanced Low-Power Digital Circuit Techniques. The Springer International Series in Engineering and Computer Science, vol 405. Springer, Boston, MA. https://doi.org/10.1007/978-1-4419-8546-0_4

Download citation

  • DOI: https://doi.org/10.1007/978-1-4419-8546-0_4

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-4636-4

  • Online ISBN: 978-1-4419-8546-0

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics