Abstract
Digital signal processing (DSP) is the technology at the heart of the next generation of personal communication systems. Most DSP systems incorporate a multiplication unit to implement algorithms such as convolution and filtering. In many DSP algorithms, the multiplier lies in the critical delay path and ultimately determines the performance of the algorithm. Figure 3.1 shows an implementation of the discrete cosine transform, an algorithm widely used in image and video compression. This particular implementation requires 32 convolutions and 8 additions [1]. Thus, improving the throughput of this algorithm requires a high-performance multiplier. Traditionally in order to achieve high performance multipliers, parallel addition of the partial products is used along with reducing the technology feature size.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Nomura et al, ”A 300-MHz 16-b 0.5 μm BiCMOS Digital Signal Processor Core LSI”, IEEE Journal of Solid State Circuits, Vol. 29, No. 3, pp. 290–297.
K. Hwang, ”Computer Arithmetic: Principles, Architecture, and Design”, John Wiley and Sons, 1979.
J.J.F. Cavanagh, ”Computer Science Series: Digital Computer Arithmatic”, McGraw-Hill Book Co., 1984.
Ahmad R. Fridi, ”Partial Multiplication; A Low-Power Approach for Parallel Multiplier”, ECE729 Course Project, Department of Electrical and Computer Engineering, University of Waterloo, April 1994.
N.H.E. Weste and K. Eshraghian, ”Principles of CMOS VLSI Design: A systems Perspective”, Addison-Wesley Publishing Company, 2nd ED, 1993.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1997 Springer Science+Business Media New York
About this chapter
Cite this chapter
Elrabaa, M.S., Abu-Khater, I.S., Elmasry, M.I. (1997). Low-Power High-Performance Multipliers. In: Advanced Low-Power Digital Circuit Techniques. The Springer International Series in Engineering and Computer Science, vol 405. Springer, Boston, MA. https://doi.org/10.1007/978-1-4419-8546-0_3
Download citation
DOI: https://doi.org/10.1007/978-1-4419-8546-0_3
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-4636-4
Online ISBN: 978-1-4419-8546-0
eBook Packages: Springer Book Archive