Abstract
The scaling of the CMOS channel length to below 0.5 um and increasing of the chip density to the ULSI range have placed power dissipation on an equal footing with the performance as a figure of merit in digital circuit design. Portability and reliability [1] have also played a major role in the emergence of low-power, low-voltage, digital circuit designs. The need to extend the battery life, to have inexpensive packaging and cooling systems, and to reduce the weight and size of the equipment were the driving forces in this regard.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Anantha P. Chandrakasan, et al, “Low-Power CMOS Digital Design”, IEEE J.S.S.C, Vol. SC-27, No. 4, pp. 473–484, April 1992.
J. Sklansky, ”Conditional-Sum Addition Logic”, IRE Trans, on Electro nic Computers, June 1960, pp.226–231.
I.S. Abu-Khater, R.H. Yan, A. Bellaouar and M.I. Elmasry, ”A 1-V Low-Power High-Performance 32-Bit Conditional Sum Adder”, 1994 IEEE Symposium onLow Power Electronics, Oct 10-12, 1994, San Diego, pp. 66–67.
K. Yano, et al., “A 3.8-ns CMOS 16x16 Multiplier Using Complementary Pass-Transistor Logic”, IEEE J. Solid-State Circuits, vol. SC-25, no. 2, pp. 388–394, April 1990.
M. Suzuki, et al., “A 1.5-ns 32-b CMOS ALU in Double Pass-Transistor Logic”, IEEE J. Solid-State Circuits, vol. SC-28, no. 11, pp. 1145–1151, November 1993.
T.K. Callaway and E.E. Swartzkander, ”Estimating the Power Consumption of CMOS Adders”, 11th IEEE Symposium on Computer Arithmetics, 1993, pp. 210–216.
C. Nagendra et al., ”Power-Delay Characteristics of CMOS Adders”, IEEE Trans, on Very Large Scale Integration Systems, Vol. 2, No. 3, Sept. 1994, pp. 377–381.
HSPICE Version H92, Meta-Software, Inc, 1992.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1997 Springer Science+Business Media New York
About this chapter
Cite this chapter
Elrabaa, M.S., Abu-Khater, I.S., Elmasry, M.I. (1997). Low-Power High-Performance Adders. In: Advanced Low-Power Digital Circuit Techniques. The Springer International Series in Engineering and Computer Science, vol 405. Springer, Boston, MA. https://doi.org/10.1007/978-1-4419-8546-0_2
Download citation
DOI: https://doi.org/10.1007/978-1-4419-8546-0_2
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-4636-4
Online ISBN: 978-1-4419-8546-0
eBook Packages: Springer Book Archive