Case Study

  • Torsten Kempf
  • Gerd Ascheid
  • Rainer Leupers


A case study proving feasibility is always key when proposing new design tools and methodologies. It can also clarify the advantages but also limitations of the proposed design methodology.


Soft Mapper Communication Architecture Final Implementation Maximum Clock Frequency Sample Processing Time 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 34.
    ARM. AMBA System Architecture., Jan. 2011.
  2. 35.
    IBM CoreConnect bus cores., Jan. 2011.
  3. 44.
    S.W. Smith. The Scientist and Engineer’s Guide to Digital Signal Processing. California Technical Publishing, San Diego, CA, USA, 1997.Google Scholar
  4. 60.
    T. Kempf, E.M. Witte, V. Ramakrishnan, G. Ascheid, M. Adrat, and M. Antweiler. A practical view of SDR baseband processing portability. In Software Defined Radio Technical Conference (SDR’08), Washington, USA, Oct. 2008.Google Scholar
  5. 157.
    Synopsys DesignWare IP., Jan. 2011.
  6. 174.
    ARM Ltd. ARM Embedded Processors., Jan. 2011.
  7. 255.
    K. Karuri, M.A. Al Faruque, S. Kraemer, R. Leupers, G. Ascheid, and H. Meyr. Fine-grained application source code profiling for ASIP design. In 42nd Design Automation Conference, Anaheim, California, USA, June 2005.Google Scholar
  8. 271.
    C. Lattner and V. Adve. LLVM: A compilation framework for lifelong program analysis and transformation. In Proceedings of the 2004 International Symposium on Code Generation and Optimization (CGO’04), Palo Alto, California, March 2004.Google Scholar
  9. 282.
    T. Kogel, M. Doerper, T. Kempf, A. Wieferink, R. Leupers, and H. Meyr. Virtual architecture mapping: A systemc based methodology for architectural exploration of system-on-chips. In IJES, Vol. 3, Nr. 3, pages 150–159, 2008.Google Scholar
  10. 290.
    Texas Instruments Inc. TMS320C55x DSP CPU Reference Guide (Rev. F). User Guide, Feb. 2004.Google Scholar
  11. 291.
    Texas Instruments Inc. TMS320C64x/C64x+ DSP CPU and Instruction Set Reference Guide (Rev. H). User Guide, Oct. 2008.Google Scholar
  12. 292.
    Texas Instrument. DSP Libraries for TMS320C64x and TMS320C55x., Jan. 2011.
  13. 293.
    K. Kennedy and J.R. Allen. Optimizing Compilers for Modern Architectures: A Dependence-based Approach. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2002.Google Scholar
  14. 294.
    S.S. Muchnick. Advanced Compiler Design and Implementation. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 1997.Google Scholar
  15. 295.
    M. Hohenauer, R. Leupers, O. Wahlen, et al. An executable intermediate representation for retargetable compilation and high-level code optimization. In International Workshop on Systems, Architectures, Modeling, and Simulation (SAMOS), 2003.Google Scholar
  16. 296.
    L. Gao, J. Huang, J. Ceng, R. Leupers, G. Ascheid, and H. Meyr. TotalProf: A fast and accurate retargetable source code profiler. In International Conference on Hardware/Software Codesign and System Synthesis (CODES-ISSS 2009), Grenoble, France, 2009.Google Scholar
  17. 297.
    F. Petrot. Automatic timing annotation of native software for mpsoc simulation. In MPSoC’08, June 2008.Google Scholar
  18. 298.
    The MathWorks Inc. MATLAB., Jan. 2011.
  19. 299.
    MIL-STD-188-110B Departement of Defense Interface Standard. April 2000.Google Scholar
  20. 300.
    H. Meyr, M. Moeneclaey, and S.A. Fechtel. Digital Communication Receivers: Synchronization, Channel Estimation and Signal Processing. Wiley, New York, Feb. 1997.Google Scholar
  21. 301.
    Tensilica Inc. Diamond Standard Processor Core Family Architecture. White Paper, July 2007.Google Scholar
  22. 302.
    A. Viterbi. Error bounds for convolutional codes and an asymptotically optimum decoding algorithm. IEEE Transactions on Information Theory, 13(2):260–269, 1967.MATHCrossRefGoogle Scholar
  23. 303.
    C. Berrou and A. Glavieux. Near optimum error correcting coding and decoding: Turbo-codes. IEEE Transactions on Communications, 44(10):1261–1271, Oct. 1996.CrossRefGoogle Scholar
  24. 304.
    Texas Instruments. TMS320C645x DSP Viterbi-Decoder Coprocessor 2 Reference Guide., April 2006.
  25. 305.
    Texas Instruments. DSP Libraries for TMS320C64x and TMS320C55x., Jan. 2011.
  26. 306.
    Texas Instruments. Reed Solomon Decoder: TMS320C64x Implementation, December 2000.Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2011

Authors and Affiliations

  1. 1.Institute for Integrated Signal Processing Systems (ISS)RWTH Aachen UniversityAachenGermany
  2. 2.Institute for Integrated Signal Processing Systems (ISS)RWTH Aachen UniversityAachenGermany
  3. 3.Software for Systems on SiliconRWTH Aachen UniversityAachenGermany

Personalised recommendations