Abstract
Field-programmable gate arrays (FPGAs) have become very popular in recent times. With their regular structures, they are particularly amenable to scaling to smaller technologies. They form an excellent platform for studying emerging technologies. Recently, there have been significant advances in nanoelectronics fabrication that make them a viable alternative to CMOS. One such promising alternative is bundles of single-walled carbon nanotube (SWCNT).
In this chapter, we explore several different architectural options for implementing the routing fabric of future FPGA devices. First, we present the benefits obtained from directly replacing the copper interconnect wires by SWCNT bundle interconnect. The architectural parameters are tuned to leverage this new interconnect. Second, the routing fabric is completely redesigned to use nanowires arranged in a crossbar with molecular switches placed at their junctions to provide programmability. A thorough evaluation of this architecture considering various wire parameters is conducted and compared to the traditional SRAM-based FPGA. The chapter presents attractive area-delay product advantages, thus setting the motivation for using these emerging technologies in the FPGA domain. Most of these benefits are due to the area reduction that nanoscale technologies can provide (nearly 100× smaller area). On average for MCNC benchmarks, a critical path delay benefit of 21% was observed when SWCNT nanowire crossbar and molecular switches were used (SWCNT-Arch1) over the traditional buffered-switch SRAM FPGA architecture.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
International technology roadmap for semiconductors. http://public.itrs.net/Files/2007ITRS/Home2007.htm 2007
Y. Massoud and A. Nieuwoudt, “Modeling and evaluating carbon nanotube bundles for future VLSI interconnect” in Proceedings of IEEE International Conference on Nano-Networks, 2006.
N. Srivastava and K. Banerjee, “Performance analysis of carbon nanotube interconnects for VLSI applications,” in Proceedings of International Conference on Computer-Aided Design, 2005.
A. Naeemi, R. Sarvari, and J. D. Meindl, “Performance comparison between carbon nanotube and copper interconnects for gigascale integration (GSI),” IEEE Electron Device Letters, vol. 26, Issue 2, 84–86, 2005.
B.A. Mantooth and P.S. Weiss, “Fabrication, assembly, and characterization of molecular electronic components,” Proceedings of the IEEE, vol. 91, no. 11, 1785–1802, 2003.
Y. Chen et al., “Nanoscale molecular-switch devices fabricated by imprint lithography,” Applied Physics Letters, vol. 82, no. 10, 1610–1612, 2003.
M.C. McAlpine, R.S. Friedman, and C.M. Lieber, “Nanoimprint lithography for hybrid plastic electronics,” Nano Letters, vol. 3, 443–445, 2003.
Xilinx Product Datasheets, http://www.xilinx.com/literature
“Floating gate flash demise sees Actel update ProASIC,” http://www.electronicsweekly.com, March 19, 2003.
L. Shang, A.S. Kaviani, and K. Bathala, “Dynamic power consumption in Virtex–II FPGA family,” in Proceedings of ACM/SIGDA International Symposium on FPGA, 2002.
D.R. Stewart, D.A.A. Ohlberg, P.A. Beck, Y. Chen, R.S. Williams, J. O. Jeppesen, K. A. Nielsen, and J. F. Stoddart, “Molecule-independent electrical switching in P t /organic monolayer/T i devices,” Nano Letters, vol. 4, no. 1, 133–136, 2004.
P.L. McEuen and J.Y. Park, “Electron transport in single-walled carbon nanotubes,” MRS Bulletin, vol. 29, no. 4, 272–275, 2004.
J.W.G. Wildoeer et al., “Electronic structure of atomically resolved carbon nanotubes,” Nature, vol. 391, 59–62, 1998.
R.H. Baughman, A.A. Zakhidov, and W.A. de Heer, “Carbon nanotubes: The route toward applications,” Science, vol. 297, no. 5582, 787–792, 2002.
M. Liebau et al., “Nanoelectronics based on carbon nanotubes: Technological challenges and recent developments,” Fullerenes, Nanotubes, and Carbon Nanostructures, vol 13, no. S1, 255–258, 2005.
N. Peng et al., “Influences of AC electric field on the spatial distribution of carbon nanotubes formed between electrodes,” Journal of Applied Physics, vol. 100, Issue 2 on pages 024309–024309-5, 2006.
S. R. Lustig et al., “Theory of structure-based carbon nanotube separations by ion-exchange chromatography of DNA/CNT hybrids,” Journal of Physical Chemistry B, vol. 109(7), 2559–2566, 2005.
P.M. Parthangal et al., “A generic process of growing aligned carbon nanotube arrays on metals and metal alloys,” Nanotechnology, vol. 18, 185605.1–185605.5, 2007.
J.-H. Lim, C. A. Mirkin, “Electrostatically driven Dip-Pen nanolithography of conducting polymers,” Adv. Mat., vol. 14, no. 20, 1474–1477, 2002.
Y. Wu, J. Xiang, C. Yang, W. Lu, and C.M. Lieber, “Single-crystal metallic nanowires and metal/semiconductor nanowire heterostructures,” Nature, vol. 430, 61–65, 2004.
J.M. Tour, W.L. Van Zandt, C.P. Husband, S.M. Husband, L.S. Wilson, P.D. Franzon, and D.P. Nackashi, “Nanocell logic gates for molecular computing,” IEEE Transactions on Nanotechnology, vol. 1, 100–109, 2002.
Z. Yao et al., “High-field electrical transport in single-wall carbon nanotubes,” Physical Review Letters, vol. 84, Issue 13, 2941–2944, 2000.
W. Kim and A. Javey, “Electrical contacts to carbon nanotubes down to 1 nm in diameter,” Applied Physics Letters, vol. 87, Issue 17, 173101-1–173101-3, 2005.
A. Nieuwoudt and Y. Massoud, “Scalable modeling of magnetic inductance in carbon nanotube bundles for VLSI interconnect,” in Proceedings of Conference on Nanotechnology, 2006.
Y. Massoud et al., “Managing on-chip inductive effects,” IEEE Transactions on VLSI Systems, vol. 10, no. 6, 789–798, 2002
A. Nieuwoudt and Y. Massoud, “Performance implications of inductive effects for carbon nanotube bundle interconnect,” IEEE Electron Device Letters, vol. 28, pp. 305–307, 2007.
V. Betz and J. Rose, “VPR: A new packing, placement and routing tool for FPGA research,” in Proceedings of the International Workshop on Field-Programmable Logic and Applications, 1997.
A. DeHon and M.J. Wilson, “Nanowire-based sublithographic programmable logic arrays,” in Proceedings of the International Symposium on Field Programmable Gate Arrays, 2004.
J. Greene, E. Hamdy, and S. Beal, “Antifuse field programmable gate arrays,” Proceedings of the IEEE, vol. 81, no. 7, 1042–1056, 1993.
S.C. Goldstein and M. Budiu, “Nanofabrics: Spatial computing using molecular electronics,” in Proceedings of the International Symposium on Computer Architecture, July 2001.
B. Gojman, R. Rubin, C. Pilotto, A. DeHon, and T. Tanamoto, “3-D nanowire-based programmable logic,” in Proceedings of the Nano–Networks Workshop, pp. 1–5, Sept. 2006.
D.B. Strukov and K.K. Likharev, “CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices,” Nanotechnology, vol. 16, 888–900, 2005.
G.S. Snider and R.S. Williams, “Nano/CMOS architectures using a field-programmable nanowire interconnect,” Nanotechnology, vol. 18, 035204, 2007.
R.M.P. Rad and M. Tehranipoor, “Evaluating area and performance of hybrid FPGAs with nanoscale clusters and CMOS routing,” ACM Journal of Emerging Technologies in Computing Systems, vol. 3, no. 3, Nov. 2007.
NRAM, Nantero [Online]. Available: http://www.nantero.com/tech.html
X. Duan, Y. Huang, and C.M. Lieber, “Nonvolatile memory and programmable logic from molecule-gated nanowires,” Nano Letters, vol. 2, no. 5, 487–490, 2002.
C. Dong, S. Chilstedt, and D. Chen, “FPCNA: A field programmable carbon nanotube array,” in Proceedings of the ACM International Symposium on Field Programmable Gate Arrays, pp. 161–170, 2009.
C. Dong, D. Chen, S. Haruehanroengra, and W. Wang, “3-D nFPGA: A reconfigurable architecture for 3-D CMOS/nanomaterial hybrid digital circuits,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 54, no.11, pp. 2489–2501, 2007.
A. DeHon, P. Lincoln, J.E. Savage, “Stochastic assembly of sublithographic nanoscale interfaces,” IEEE Transactions on Nanotechnology, vol. 2, no. 3, 165–174, 2003.
A. Raychowdhury and K. Roy, “A circuit model for carbon nanotube interconnects: Comparative study with Cu interconnects for scaled technologies,” in Proceedings of the International Conference on Computer-Aided Design, 2004.
S. Eachempati, A. Nieuwoudt, A. Gayasen, N. Vijaykrishnan, and Y. Massoud, “Assessing carbon nanotube bundle interconnect for future FPGA architectures,” in Proceedings of the Design, Automation & Test in Europe Conference, pp. 1–6, April 2007.
A. Gayasen, V. Narayanan, and M.J. Irwin, “Exploring technology alternatives for nano-scale FPGA interconnects” in Proceedings of Design Automation Conference, pp. 921–926, June 2005.
A. DeHon, “Deterministic addressing of nanoscale devices assembled at sublithographic pitches,” IEEE Transactions on Nanotechnology, vol. 4, no. 6, pp. 681–687, Nov. 2005.
F. Kreupl et al., “Carbon nanotubes for interconnect applications,” in Proceedings of IEEE International Electron Devices Meeting, 2004.
Acknowledgments
This work was supported in part by NSF CCF award 0829926 and CNS 0916887.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Eachempati, S., Gayasen, A., Vijaykrishnan, N., Irwin, M.J. (2011). Leveraging Emerging Technology Through Architectural Exploration for the Routing Fabric of Future FPGAs. In: Jha, N., Chen, D. (eds) Nanoelectronic Circuit Design. Springer, New York, NY. https://doi.org/10.1007/978-1-4419-7609-3_6
Download citation
DOI: https://doi.org/10.1007/978-1-4419-7609-3_6
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4419-7444-0
Online ISBN: 978-1-4419-7609-3
eBook Packages: EngineeringEngineering (R0)