Reconfigurable Field Programmable Gate Arrays: Basic Concepts

  • Niccolò BattezzatiEmail author
  • Luca Sterpone
  • Massimo Violante


The first FPGA models have been introduced during the 1980s. The first programmable logic, almost similar to the FPGA, is comparable to the first costly programmable devices called programmable logic devices (PLDs) but able to implement a significantly higher amount of logic. Two first categories of devices have been developed: antifuse, consisting of an electrically programmable configuration memory which can be programmed only a single time and FPGA based on a configuration memory with SRAM cells that can be configured. Despite the antifuse devices were initially preferred for the more stability of the configuration memory, at the end of the 1980s, most of the preliminary dependability problems were solved, and the technology based on SRAM has started growing thanks to the volatility of the configuration memory that enables a wide range of applications. The FPGA architecture based on SRAM configuration memory can be configured in a very reduced time with whatever processor, differently from the antifuse FPGA that could be programmed only a single time.


Field Programmable Gate Array Logic Block Logic Resource SRAM Cell Switch Matrix 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Actel Corporation, Fpga array architecture in low-power flash devices, v1.4 ed., December 2008.Google Scholar
  2. 2.
    Actel Corporation, Smartgen hard multiplier adder/subtractor handbook, v1.0 ed., May 2009.Google Scholar
  3. 3.
    Actel Corporation, Actel smartfusion microcontroller subsystem (mss) user’s guide, 1 ed., May 2010.Google Scholar
  4. 4.
    Altera Corporation, Nios ii processor reference handbook, v10.0 ed., July 2010.Google Scholar
  5. 5.
    Altera Corporation, Stratix iv device handbook, siv5v1-4.1 ed., March 2010.Google Scholar
  6. 6.
    ARM, Armv7-m architecture reference manual, 2008.Google Scholar
  7. 7.
    S. Brown, Fpga architectural research: a survey, IEEE Design & Test of Computers 13 (1996), no. 4, 9–15.CrossRefGoogle Scholar
  8. 8.
    S. Brown and J. Rose, Fpga and cpld architectures: A tutorial, IEEE Design & Test of Computers 13 (1996), no. 2, 42–57.CrossRefGoogle Scholar
  9. 9.
    Altera Corporation, Comparing ip integration approaches for fpga implementation, Tech. report, February 2007.Google Scholar
  10. 10.
    K. DeHaven, Extensible processing platform. ideal solution for a wide range of embedded systems, White Paper WP369 (v1.0), Xilinx, April 2010.Google Scholar
  11. 11.
    H. Haznedar, Digital microelectronics, Benjamin/Cummings Pub. Co., San Francisco, 1991.Google Scholar
  12. 12.
    Y. Khalilollahi, Switching elements, the key to fpga architecture, Conference Record of WESCON/94. ‘Idea/Microelectronics’, Anaheim, CA, 1994, pp. 682–687.Google Scholar
  13. 13.
    Plessey,;, Plessey FPGA, November, 1989.
  14. 14.
    J. Rose, A. El Gamal, and A. Sangiovanni-Vincentelli, Architecture of field-programmable gate arrays, Proceedings of the IEEE, vol. 81, Piscataway, USA, 1993, pp. 1013–1029.Google Scholar
  15. 15.
    J. Rose, Abbas El Gamal, Senior Member, and Albert Sangiovanni-Vincentelli, Architecture of field-programmable gate arrays: The effect of logic block functionality on area efficiency, Proceedings of the IEEE 25 (1990), 1217–1225.Google Scholar
  16. 16.
    Xilinx, Rocketio ™ transceiver user guide, ug024 (v3.0) ed., February 2007.Google Scholar
  17. 17.
    Xilinx, Virtex-ii platform fpga user guide, ug002 (v2.2) ed., November 2007.Google Scholar
  18. 18.
    Xilinx, Virtex-4 fpga embedded processor block with powerpc 405 processor, ds306 (v2.01b) ed., April 2009.Google Scholar
  19. 19.
    Xilinx, Virtex-6 fpga configurable logic block, ug364 (v1.1) ed., September 2009.Google Scholar
  20. 20.
    Xilinx, Powerpc 405 processor block reference guide, ug018 (v2.4) ed., January 2010.Google Scholar
  21. 21.
    Xilinx, Virtex-5 fpga user guide, ug190 (v5.3) ed., May 2010.Google Scholar
  22. 22.
    Xilinx, Virtex-6 fpga memory resources user guide, ug363 (v1.4) ed., May 2010.Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2011

Authors and Affiliations

  • Niccolò Battezzati
    • 1
    Email author
  • Luca Sterpone
    • 2
  • Massimo Violante
    • 1
  1. 1.Dipto. Automatica e InformaticaPolitecnico di TorinoTorinoItaly
  2. 2.Politecnico di TorinoTorinoItaly

Personalised recommendations