Abstract
Integrated circuits (analog, digital or mixed) sensitivity evaluation to Single Event Effects (SEE) requires specific methodologies and dedicated tools. Indeed, such evaluation is based on data gathered from on-line tests performed in a suitable facility (cyclotron, linear accelerator, laser , etc.). The target circuit is exposed to particles fluxes having features (energy and range in Silicon) somewhat representative of the ones the circuit will encounter in its final environment. This chapter will describe and illustrate with experimental results, the methodologies and the hardware and software developments required for the evaluation of the sensitivity to SEE of integrated circuits. Those techniques will be applied to a SRAM-based FPGA and to a complex processor. In case of sequential circuits such as processors, the sensitivity to SEE will strongly depend on the executed program. Hardware/software fault-injection experiments, performed either on the circuit or on an available model, are proved as being complementary of radiation ground testing. Indeed, data issued from fault injection combined with data issued from radiation ground testing allow in accurately predicting the error rate of any program.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Notes
- 1.
An AOCS (Attitude and Orbit Control Subsystem) module provided by the French Space Agency CNES (Centre National d’Etudes Spatiales).
- 2.
The LET (Linear Energy Transfer) is the ionization measurement caused as the incoming particle looses energy along its path. For instance, in Silicon, a particle having a LET of 97 MeV cm2/mg is depositing about 1 pC/μm.
- 3.
Manufacturer is e2v semiconductors.
- 4.
That program, provided by CNES, is issued from the software “SCA TAFT/PRONAOS”. This software is a System of Attitude Control (SAC) developed for CNES in the PRONAOS (PROjet National d'AstrOnomie Submillimétrique) project frame.
- 5.
By the French Space Agency (CNES).
- 6.
Version 3.1.2.0 by TRAD-CNES.
References
E. Normand, “Single-event effects in avionics”, IEEE Transactions on Nuclear Science, Vol. 43, No 2, pp. 461–474, Apr. 1966.
T. Ma, P. Dressendorfer, “Ionizing Radiation Effects in MOS Devices and Circuits”, Wiley Eds., New York, 1989.
F. Faccio, “Design Hardening Methodologies for ASICs”, Radiation Effects on Embedded Systems, ISBN-10 1-4020-5645-1, Springer, 2007.
R. Velazco, F. Faure, “Error Rate Prediction of Digital Architecture: Test Methodology and Tools”, Radiation Effects on Embedded Systems, ISBN-10 1-4020-5645-1, Springer, 2007.
Bezerra F. et al, “Commercial Processor Single Event Tests”, 1997 RADECS Conference Data Workshop Record, pp. 41–46.
R. Velazco, S. Karoui, T. Chapuis, D. Benezech, L.H. Rosier, “Heavy ion tests for the 68020 Microprocessor and the 68882 Coprocessor”, IEEE Transactions on Nuclear Science, Vol. 39, No 3, Dec. 1992.
J.H. Elder, J. Osborn, W.A. Kolasinsky, R. Koga, “A method for characterizing microprocessor’s vulnerability to SEU”, Transactions on Nuclear Science, Vol. 35, No 6, pp. 1679–1681, Dec. 1988.
S. Duzellier, G. Berger, “Test Facilities for SEE and Dose Testing”, Radiation Effects on Embedded Systems, ISBN-10 1-4020-5645-1, Springer, 2007.
JEDEC standard, “Measurement and Reporting of Alpha particles and Terrestrial Cosmic Ray-Induced Soft Errors in Semiconductor Devices”, JESD89 Aug. 2001.
F. Faure, P. Peronnard, R. Velazco, “Thesic+: A flexible system for see testing”, In Proceedings of RADECS, 2002.
R. Velazco, P. Cheynet, A. Bofill, R. Ecoffet, “THESIC: A testbed suitable for the qualification of integrated circuits devoted to operate in harsh environment”, In Proceedings of IEEE European Test Workshop, pp. 89–90, 1998.
Gregory R. Allen, Gary M. Swift, “Single Event Effects Test Results for Advanced Field Programmable Gate Arrays”, IEEE Radiation Effects Data Workshop, July 2006.
C. Yui, G. Swift, C. Carmichael, “Single Event Upset Susceptibility Testing of the Xilinx Virtex II FPGA”, MAPLD, 2002.
R. Velazco, S. Rezgui, R. Ecoffet, “Predicting error rate for microprocessor-based digital architectures through C.E.U. (Code Emulating Upsets) injection”, IEEE Transactions on Nuclear Science, Vol. 47, No 6, part 3, Dec. 2000.
A. Lesea, S. Drimer, J. Fabula, C. Carmichael, P. Alfke, “The Rosetta experiment: Atmospheric soft error rate testing in differing technology FPGAs”, IEEE Transactions on Device and Materials Reliability, Vol. 5, No 3, September 2005.
A. Lesea, “Continuing Experiments of Atmospheric Neutron Effects on Deep Submicron Integrated Circuits”, Xilinx WP286, March 10, 2008.
Acknowledgments
The authors would like to thank Robert Ecoffet and Michel Pignol from CNES for their significant contribution to these researches started in 1989 and Guy Berger, responsible of the HIF cyclotron where experiments were conducted, who offered a continuous support to this work.
They thank also Dominique Bellin, from e2v, and IROC Company who significantly contributed to the application of the test methods and tools developed at TIMA for the Power PC processor in the frame of the SCADRI project if Rhône-Alpes aeronautics & space Cluster.
Finally, the authors thank Joseph Foucard for his help in the redaction of this chapter.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Velazco, R., Foucard, G., Peronnard, P. (2011). Integrated Circuit Qualification for Space and Ground-Level Applications: Accelerated Tests and Error-Rate Predictions. In: Nicolaidis, M. (eds) Soft Errors in Modern Electronic Systems. Frontiers in Electronic Testing, vol 41. Springer, Boston, MA. https://doi.org/10.1007/978-1-4419-6993-4_7
Download citation
DOI: https://doi.org/10.1007/978-1-4419-6993-4_7
Published:
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-6992-7
Online ISBN: 978-1-4419-6993-4
eBook Packages: EngineeringEngineering (R0)