Abstract
Properties and sequences allow us to describe complex behaviors in a very compact declarative form. That form is quite different from the procedural style used for writing RTL and other design models as well as test benches. Thus, assertions may also need a different style for debugging them. Issues related to the runtime and memory overheads for complex temporal assertions also need to be addressed. The same behavior may be expressed using different assertions. Each may have different efficiency in formal verification and simulation. We discuss both debugging and efficiency in this chapter.
This is a preview of subscription content, log in via an institution to check access.
References
Accellera (2009) Accellera Standard Open Verification Library (OVL) V2.4
Bergeron J, Cerny E, Hunter A, Nightingale A (2006) Verification methodology manual for SystemVerilog. Springer, New York
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2010 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Cerny, E., Dudani, S., Havlicek, J., Korchemny, D. (2010). Debugging Assertions and Efficiency Considerations. In: The Power of Assertions in SystemVerilog. Springer, Boston, MA. https://doi.org/10.1007/978-1-4419-6600-1_19
Download citation
DOI: https://doi.org/10.1007/978-1-4419-6600-1_19
Published:
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-6599-8
Online ISBN: 978-1-4419-6600-1
eBook Packages: EngineeringEngineering (R0)