Abstract
This final chapter presents material on a rather cross-disciplinary subject related to system-level ESD robustness. System-level ESD requirements are defined by different standards and specifications than component-level ESD requirements. Component-level ESD standards are specified to ensure ESD robustness of the integrated circuits and components during manufacturing and handling inside the controlled, protected ESD environment until the components are incorporated into the system. ESD specifications on the component level are circuit specific and package specific, practically until the component is mounted on the print circuit board. It is expected that when the component is mounted in the properly designed system, the system’s design will guarantee the absence of events that result in stress of the components above the absolute maximum limits, even when the system itself experiences an ESD event.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Referenecs
Vashchenko VA, W. Kindt, M. ter Beek, and P. Hopper “Implementation of 60 V Tolerant Dual Direction ESD Protection in 5 V BiCMOS Process for Automotive Application”, in Proceedings of ESD/EOS Symposium, 2004, pp.117-124.
Wang K, et al. (2004) Characterization of human metal ESD reference discharge event and correlation of generator parameters to failure levels – part II: Correlation of generator parameters to failure levels. IEEE Trans EMC 46(4):505–511.
Sze S (1981) Physics of Semiconductor Devices. Wiley, New York, NY.
Mergens M, Mayerhofer MT, Willemen JA, Stecher M (2006) ESD protection considerations in advanced high-voltage technologies for automotive. Proc. EOSESD, 54.
Davidson S (2006) Searching for clues: diagnosing IC failures. IEEE Design Test Comput 23(1):67–68.
Scholz M, et al. (2007) Calibrated wafer-level HBM measurements for quasi-static and transient device analysis. Proceedings EOS/ESD Symposium, 89–94.
Vashchenko VA, Concannon A, ter Beek M, Hopper P (2003) Multi-port ESD protection using bi-directional SCR structures. Proc. BCTM, 137–140.
Stadler W, et al. (2004) From the ESD robustness of products to the system ESD robustness. Proceedings EOS/ESD Symposium, 67–74.
Desineni R, Blanton RD (2005) Diagnostics of arbitrary using neighborhood function extraction. Proceedings of 23rd IEEE VLSI Test Symposium, 366–373; Khatir Z, Skipedj J, Lallemand R (1994) Main technological causes and some mechanisms of high power GTO’s failures. Proceedings of Fifth International Conference on Power Electronics and Variable-Speed Drives, 319–324.
Wang AZ, Tsay CH (1999) A compact square-cell ESD structure for BiCMOS IC. IEEE BCTM 3.1, 46.
Vashchenko VA, LaFonteese DJ (2009) System level and hot plug-in protection of high voltage transient pins. Electrical Overstress/Electrostatic Discharge Symposium Proceedings, 5A.5-1–5A.5-8.
Gossner H, Drüen S, Esmark K, et al. (2005) SoC. A real challenge for ESD protection. Proc. EOSESD.
Bonfert D, Gieser H, Bock, K, Svasta P, Ionescu C (2009) Pulsed behavior of polymer protection devices. Electron Technol. ISSE 2009. 32nd International Spring Seminar on 13–17 May 2009, 1–6.
Vashchenko VA, ter Beek M, Kindt W, Hopper P (2004) ESD protection of the high voltage tolerant pins in low-voltage BiCMOS processes. Proceedings of BCTM, 277–280.
Peachey N (2008) ESD Open Forum – ESD stressing of devices and components. Conformity Magazine 13(6):22–23.
Gossner H (2009) ESD robust systems–IC design contribution, South Lake, Tahoe, Seminar #2.
Li TS, Huang CL (2009) Defect spatial pattern recognition using a hybrid SOM-SVM approach in semiconductor manufacturing. Expert Syst Appl Int J 36(1):374–385.
Vashchenko VA, Kindt W, Hopper P, ter Beek M (2004) Implementation of 60 V tolerant dual direction ESD protection in 5 V BiCMOS process for automotive application. Proc. EOS/ESD Symposium.
Scholz M, Linten D, Thijs S, Sawada M, Nakaei T, Hasebe T, Groeseneken G (2008) On-wafer human metal model. System-level ESD stress on component level. Proc. RCJ.
Scholz M, Linten D, Thijs S, Sawada M, Nakaei T, Hasebe T, Lafonteese D, Vashchenko VA, Vandersteen G, Groeseneken G (2009) On-wafer human metal model measurements for system-level ESD analysis. EOSESD Symposium.
Wysockil P, et al. (2009) Effect of electrostatic discharge on electrical characteristics of discrete electronic components (technical brief). PHM Conference, Anaheim.
Ashton R (2007) System level ESD testing – the waveforms. Conformity Magazine 12(10):28–34.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2010 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Vashchenko, V.A., Shibkov, A. (2010). System-Level and Discrete Components ESD. In: ESD Design for Analog Circuits. Springer, Boston, MA. https://doi.org/10.1007/978-1-4419-6565-3_8
Download citation
DOI: https://doi.org/10.1007/978-1-4419-6565-3_8
Published:
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-6564-6
Online ISBN: 978-1-4419-6565-3
eBook Packages: EngineeringEngineering (R0)