Power Management Circuits’ ESD Protection

  • Vladislav A. Vashchenko
  • Andrei Shibkov


This chapter discusses the applications of ESD network and clamp principles, using examples of different power management analog circuits. The trends in the application of integrated power products are discussed in Section 7.1. Then, a more detailed analysis of both the most common and the most “aggressive” ESD protection solutions is presented in the subsequent sections with examples of cases concerning integrated power products, controllers, and LED drivers.


Current Path Gate Bias Internal Circuit Boost Converter Buck Converter 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. [137]
    Virtuoso Spectre Circuit Simulator User Guide, Version 7.0.1, June 2008.Google Scholar
  2. [5]
    Voldman SH (2004) ESD Physics and Devices. Wiley, Chichester.CrossRefGoogle Scholar
  3. [128]
    Chung Y, Xu H, Ida R, Min WG, Baird B (2005) ESD scalability of LDMOS devices for self-protected output drivers. Proceedings of IS PSD, 351–354.Google Scholar
  4. [113]
    Aliaj B, Vashchenko V, Cui Q, Liou J, Tcherniaev A, Ershov M, LaFonteese D (2009) 2.5-Dimensional simulation for analyzing power arrays subject to ESD stresses. Electrical Overstress/Electrostatic Discharge Symposium Proceedings, 3A.2.1–3A.27.Google Scholar
  5. [123]
    Erickson R, Maksimovic D (2001) Fundamentals of Power Electronics. Kluwer Academic Press, Dordrecht.Google Scholar
  6. [138]
    Chapra SC (2006) Applied Numerical Methods with Matlab. McGraw-Hill, New York, NY. EOS/ESD placeholder for reviewer suggestion  Chapter 3.Google Scholar
  7. [133]
    Mergens M, Mayerhofer MT, Willemen JA, Stecher M (2006) ESD protection considerations in advanced high-voltage technologies for automotive. Proc. EOSESD, 54.Google Scholar
  8. [127]
    Goyal A, Whitfield J, Hong C, et al. (2008) Unique ESD failure mechanism of high voltage LDMOS transistors for very fast transients. IEEE IRPS, Phoenix, 673–674.Google Scholar
  9. [135]
    Aliaj B, Vashchenko VA, et al. (2009) EOS/ESD Symp., 3A.2-7126; Moss J, Ranucci P, Bikulcius S (2009) Optimizing power FET design. Innovation Solution Conference, National Semiconductor.Google Scholar
  10. [131]
    Vashchenko VA,et al. (2010) International ESD Workshop, in print.Google Scholar
  11. [136]
    Lafonteese D, Vashchenko VA, Linten D, et al. (2009) Self-protection capability of power arrays. Proceedings EOS/ESD Symposium.Google Scholar
  12. [125]
    Basso CP (2008) Switch-Mode Power Supplies. McGraw-Hill, New York, NY.Google Scholar
  13. [132]
    Hower P (2010) Private Communication.Google Scholar
  14. [4]
    Voldman SH (2006) ESD RF Technology and Circuits. Wiley, Chichester.CrossRefGoogle Scholar
  15. [124]
    Mitchell D (1988) Dc-dc Switching Regulator Analysis . McGraw-Hill, New York, NY.Google Scholar
  16. [134]
    Chen W, Ker M-D, Jou Y, et al. (2009) Source-side engineering to increase holding voltage of LDMOS in a 0.5um 16-V BCD technology to avoid latch-up failure. IEEE Proc. of 16th IPFA; High-voltage nLDMOS in Waffle-layout style with body-injected technique for ESD protection. IEEE Electron Device Lett 30(4):389–391.CrossRefGoogle Scholar
  17. [130]
    Parthasarathy V, Khemka V, Zhu R, et al. (2002) IEEE Electron Device Lett 23(4):212–214.CrossRefGoogle Scholar
  18. [122]
    Sandler SM (2002) Switchmode Power Supply Simulation with Pspice and SPICE3. McGraw-Hill, New York, NY.Google Scholar
  19. [129]
    Chung Y, et al. (2006) Proc. Int. Rel. Phys. Symp. 352; Steinhoff R, et al. (2003) Proc. EOS/ESD Symp., 220.Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2010

Authors and Affiliations

  1. 1.National SemiconductorSanta ClaraUSA
  2. 2.Angstrom Design AutomationSan JoseUSA

Personalised recommendations