Abstract
The purpose of this and the following chapters is to demonstrate the implementation of different ESD protection approaches specific to analog products. Two major categories of analog products are used as examples demonstrating ESD protection challenges and solutions: the signal path and the power management products. The first category is addressed in this chapter. Chapter 7 is focused on the specifics of power management products. These products include low-voltage and high-voltage integrated DC–DC converters and controllers, LED and display drivers, and other power products.
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
Stadler W, Brodbeck T, Gartner R, Gossner H (2006) Cable discharges into communication interfaces. Proc. EOS/ESD Symposium, 144–151.
Deatherage J, Jones D (2000) Multiple factors trigger cable discharge events in Ethernet LANs. Electron Design 48(25):111–116.
Pischl N (2005) ESD transfer through Ethernet magnetics. Proc. Intl. EMC Symposium, 356–363.
Pommerenke D (2001) Charged cable event. IEEE 802.3 Cable Discharge Ad-Hoc, February 2001.
Monticelli D (2004) The future of complementary bipolar. BCTM, 21–25.
Concannon A (2007–2008) National Semiconductor, Internal Engineering Analysis Report.
Jansen P, Thijs S. Linten D, et al. (2005) RF ESD protection strategies – the design and performance trade-off challenges. Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 21–21 September 2005, 489–496.
Denison M, Murtaza S, Steinhoff R (2007) 25 V ESD NPN transistor optimized by distributed emitter ballasting using emitter contact area segmentation. Proc. Int. Rel. Phys. Symp., 604–605.
Anderson WR (2009) I/O Design Concepts for the ESD Engineer, International ESD Workshop, South Lake, Tahoe, 2009 Seminar #1.
Ram C (2007) Cable Discharge Event(CDE) Stress Simulation Test Procedure for Integrated Circuits. Texas Instruments.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2010 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Vashchenko, V.A., Shibkov, A. (2010). ESD Design for Signal Path Analog. In: ESD Design for Analog Circuits. Springer, Boston, MA. https://doi.org/10.1007/978-1-4419-6565-3_6
Download citation
DOI: https://doi.org/10.1007/978-1-4419-6565-3_6
Published:
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-6564-6
Online ISBN: 978-1-4419-6565-3
eBook Packages: EngineeringEngineering (R0)