Abstract
This chapter covers material needed for understanding the next level of the ESD design hierarchy – the protection network. The protection network or protection circuit is usually composed of ESD protection clamps (cells) connected together in a way that provides a high current path for all of the pin-to-pin combinations. This network is engineered based on certain general principles and assumptions that are discussed below.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Juliano P, Anderson W (2003) ESD protection design challenges for a high pin-count alpha microprocessor in a 0.13um CMOS SOI technology. Proc. EOS/ESD Symp.
Stockinger M (2003) Boosted and distributed rail clamp networks for ESD protection in advanced CMOS technologies. EOS/ESD Symposium Proceedings.
Mergens M, Wilkening W, Mettler S, et al. (1999) Analysis and compact modeling of lateral DMOS power devices under ES stress conditions. Proc. EOS/ESD Symp., 1–10.
Vassilev V, Vashchenko VA, Jansen P, et al. (2005) ESD circuit model based protection network optimisation for extended-voltage NMOS drivers. Microelectron Reliab 45:1430–1435.
Aliaj B, Vashchenko V, Cui Q, Liou J, Tcherniaev A, Ershov M, LaFonteese D (2009) 2.5-Dimensional simulation for analyzing power arrays subject to ESD stresses. Electrical Overstress/Electrostatic Discharge Symposium Proceedings, 3A.2.1–3A.27.
Anderson W, Krakauer D (1998) Cross referenced ESD protection for power supplies. Proc. EOS/ESD Symp.
Maloney T, Kan W (1999) Stacked PMOS clamps for high voltage power supply protection. Proc. EOS/ESD Symp., 70–77.
Sze S (1981) Physics of Semiconductor Devices. Wiley, New York, NY.
Concannon A (2007–2008) National Semiconductor, Internal Engineering Analysis Report.
Joshi S, Rosenbaum E (2002) Compact modeling of vertical ESD protection NPN transistors for RF circuits. Proc. EOS/ESD Symp., 289–295.
Poon SS, Maloney T (2002) New consideration for MOSFET power clamps. Proc. EOS/ESD Symp., 1–5.
Russ C, Verhaege K, Bock K, et al. (1996) A compact model for the grounded gate NMOS behavior under CDM ESD stress. Proc. EOS/ESD Symp., 302–315.
Li J, Gauthier R, Rosenbaum E (2004) A compact, timed shut-off, MOSFET-based power clamp foe on chip ESD protection. Proc. EOS/ESD Symp.
Worley ER, Gupta R, Jones B, et al. (1995) Sub-micron chip ESD protection schemes which avoid avalanching junctions. Proc. EOS/ESD Symp., 13–20.
Croft G (1996) Transient supply clamp with variable RC time constant. Proc. EOS/ESD Symp.
Vassilev V, Groeseneken G, Jenei S, Maes H (2002) Modeling and extraction of RF performance parameters of CMOS electrostatic discharge protection devices. Proc. EOS/ESD Symp., 111–118.
Dabral S, Aslett R, Maloney T (1994) Core clamps for low voltage technologies. Proc. EOS/ESD Symp.
Eherton M, Khazhinsky M, Miller J, et al. (2009) EDA tool for checking ESD specific I/O ring integration rules. International ESD Workshop.
Stockinger M, Miller J (2004) Advanced ESD rail clamp network design for high-voltage CMOS applications. Proc. EOS/ESD Symp.
Anderson WR (2009) I/O Design Concepts for the ESD Engineer, International ESD Workshop, South Lake, Tahoe, 2009 Seminar #1.
Vassilev V, et al. (2001) Analysis arid improved compact modeling of the breakdown behavior of sub-0 25 micron ESD protection ggNMOS device. Proc. EOSESD Symp., 62–70.
Vashchenko VA, Kindt W, Hopper P, ter Beek M (2004) Implementation of 60 V tolerant dual direction ESD protection in 5 V BiCMOS process for automotive application. Proc. EOS/ESD Symposium.
Merrill R, Issaq E (1993) ESD design methodology. Proc. ESD/EOS Symposium, 233–237.
Duvvury C, Ramaswamy S, Amerasekera A, Cline RA, Andresen BH, Gupta V (2000) Substrate pump NMOS for ESD protection applications. Electrical Overstress/Electrostatic Discharge Symposium Proceedings, 26–28 September 2000, 7–17.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2010 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Vashchenko, V.A., Shibkov, A. (2010). ESD Network Design Principles. In: ESD Design for Analog Circuits. Springer, Boston, MA. https://doi.org/10.1007/978-1-4419-6565-3_5
Download citation
DOI: https://doi.org/10.1007/978-1-4419-6565-3_5
Published:
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-6564-6
Online ISBN: 978-1-4419-6565-3
eBook Packages: EngineeringEngineering (R0)