Abstract
Timing Closure is the area of the design flow that can cause the most frustration to FPGA designers. This is the area which can eat up the compute cycles on your workstation, it can result in feature drop from your system design and may result in you having to pay for a faster speed-grade device than you intended to use.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2010 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Simpson, P. (2010). Timing Closure. In: FPGA Design. Springer, New York, NY. https://doi.org/10.1007/978-1-4419-6339-0_12
Download citation
DOI: https://doi.org/10.1007/978-1-4419-6339-0_12
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4419-6338-3
Online ISBN: 978-1-4419-6339-0
eBook Packages: EngineeringEngineering (R0)