Abstract
This chapter presents the infrastructure for modeling intellectual property (IP). After a brief introduction to ARM IP and architecture, the modeling and simulation strategies are presented for the RISC CPUs and system-on-chips (SoCs) based on ARM IP. We will explain how the initial investigation of the processor architecture and microarchitecture for performance and power is accomplished before the real design phase. This will be followed by the discussion of different modeling techniques used in the processor design stage such as RTL simulation, emulation, and FPGA prototyping. Then, we will look into the system modeling/simulation frameworks from programmer’s and system designer’s perspectives and discuss their trade-offs. Finally, we will discuss the verification strategies for validating the processor design from ad hoc test techniques, random coverage strategies, assertion-based verification, and formal verification methods.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Referneces
ARM Architecture Reference Manual ARMv7-A and ARMv7-R Edition, http://infocenter.arm.com/.
Halfhill, T.: ARM’s Smallest Thumb, Microprocessor Report, (2009).
Yiu, J.: The Definitive Guide to the ARM Cortex-M3. Newnes, Burlington, MA, USA, (2009).
Halfhill, T.: ARM’s Midsize Multiprocessor, Microprocessor Report, (2009).
ARM announces ‘Osprey’ A9 core as Atom-beater, EETimes, http://www.eetimes.eu/ 220000579.
The Embedded Microprocessor Benchmark Consortium, http://www.eembc.org.
SPEC CPU2000, Standard Performance Evaluation Corporation, http://www.spec.org/ cpu2000/.
Xilinx, http://www.xilinx.com.
Logic Tile HBI-0172, RealView LT-XC5VLX330 UserGuide, http://infocenter.arm.com.
RealView Emulation Baseboard User Guide, http://infocenter.arm.com.
User Guide, Fast Model Tools Version 5.1, http://infocenter.arm.com.
LISA+ Language Reference Manual for Fast Models Version 5.1, http://infocenter.arm.com.
Seal, D.: ARM Architecture Reference Manual, 2nd ed. Addison-Wesley, Boston, MA, (2000).
SystemVerilog Reference Verification Methodology, http://www.eetimes.com/news/design/ showArticle.jhtml?articleID=188703275.
Open Verification Library, Accellera, http://www.eda-stds.org/ovl/.
SystemVerilog, http://www.systemverilog.org/.
Merz, S.: Modeling and Verification of Parallel Processes. Springer, LNCS 2067, New York, NY pp. 3–38, (2001).
Bingham, J., Erickson, J., Singh, G., Andersen, F.: Industrial strength refinement checking. In: International Conference on Formal Methods in Computer-aided Design (FMCAD), Austin, Texas, Nov (2009).
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer Science+business Media, LLC
About this chapter
Cite this chapter
Özer, E., Chong, N., Flautner, K. (2010). IP Modeling and Verification. In: Leupers, R., Temam, O. (eds) Processor and System-on-Chip Simulation. Springer, Boston, MA. https://doi.org/10.1007/978-1-4419-6175-4_17
Download citation
DOI: https://doi.org/10.1007/978-1-4419-6175-4_17
Published:
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-6174-7
Online ISBN: 978-1-4419-6175-4
eBook Packages: EngineeringEngineering (R0)