Advertisement

Simultaneous Input Vector Control and Circuit Modification

  • Nikhil Jayakumar
  • Suganth Paul
  • Rajesh Garg
  • Kanupriya Gulati
  • Sunil P. Khatri
Chapter

Abstract

Leakage power currently comprises a large fraction of the total power consumption of an IC. Techniques to minimize leakage have been researched widely. However, most approaches to reducing leakage have an associated performance penalty. In this chapter, we present an approach that minimizes leakage by simultaneously modifying the circuit while deriving the input vector that minimizes leakage. In our approach, we selectively modify a gate so that its output (in sleep mode) is in a state that helps minimize the leakage of other gates in its transitive fanout. Gate replacement is performed in a slack-aware manner, to minimize the resulting delay penalty. One of the major advantages of our technique is that we achieve a significant reduction in leakage without increasing the delay of the circuit.

The remainder of this chapter is organized as follows: The motivation for this work is described in Sect. 6.3. Section 6.4 discusses some previous work in this area. In Sect. 6.5, we describe our method to minimize leakage in a circuit through simultaneous input vector control and circuit modification. In Sect. 6.6, we present experimental results, while conclusions and future work are discussed in Sect. 6.7.

Keywords

Primary Input Area Overhead Sequential Circuit Combinational Circuit Minimum Leakage 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Abdollahi, A., Fallah, F., Massoud, P.: Runtime Mechanisms for Leakage Current Reduction in CMOS VLSI Circuits. In: Proc. 2002 International Symposium on Low Power Electronics and Design, pp. 213–218. Monterey, CA (2002)Google Scholar
  2. 2.
    Abdollahi, A., Fallah, F., Pedram, M.: Leakage Current Reduction in CMOS VLSI Circuits by Input Vector Control. IEEE Transactions on VLSI Systems 12(2), 140–154 (2004)CrossRefGoogle Scholar
  3. 3.
    Aloul, F., Hassoun, S., Sakallah, K., Blauuw, D.: Robust SAT-Based Search Algorithm for Leakage Power Reduction. In: Proc. Power and Timing Models and Simulation. Seville, Spain (2002)Google Scholar
  4. 4.
    Bahar, R.I., Frohm, E.A., Gaona, C.M., Hachtel, G.D., Macii, E., Pardo, A., Somenzi, F.: Algebraic Decision Diagrams and Their Applications. Formal Methods in Systems Design 10(2/3), 171–206 (1997)CrossRefGoogle Scholar
  5. 5.
    Cao, Y., Sato, T., Sylvester, D., Orshansky, M., Hu, C.: New Paradigm of Predictive MOSFET and Interconnect Modeling for Early Circuit Design. In: Proc. IEEE Custom Integrated Circuit Conference, pp. 201–204. Orlando, FL (2000). http://www-device.eecs.berkeley.edu/~ptm
  6. 6.
    Cheng, L., Deng, L., Chen, D., Wong, M.D.F.: A Fast Simultaneous Input Vector Generation and Gate Replacement Algorithm for Leakage Power Reduction. In: Proc. Design Automation Conference, pp. 117–120. San Francisco, CA (2006)Google Scholar
  7. 7.
    Gao, F., Hayes, J.: Exact and Heuristic Approaches to Input Vector Control for Leakage Power Reduction. In: Proc. International Conference on Computer-Aided Design, pp. 527–532. San Jose, CA (2004)Google Scholar
  8. 8.
    Halter, J., Najm, F.: A Gate-Level Leakage Power Reduction Method for Ultra Low Power CMOS Circuits. In: Proc. Custom Integrated Circuits Conference, pp. 475–478. Santa Clara, CA (1997)Google Scholar
  9. 9.
    Johnson, M., Somasekhar, D., Roy, K.: Models and Algorithms for Bounds on Leakage in CMOS Circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 18(6), 714–725 (1999)CrossRefGoogle Scholar
  10. 10.
    Nagel, L.: SPICE: A Computer Program to Simulate Computer Circuits. In: University of California, Berkeley UCB/ERL Memo M520 (1995)Google Scholar
  11. 11.
    Rao, R., Liu, F., Burns, J., Brown, R.: A Heuristic to Determine Low Leakage Sleep State Vectors for CMOS Combinational Circuits. In: Proc. International Conference on Computer-Aided Design, pp. 689–692. San Jose, CA (2003)Google Scholar
  12. 12.
    Sentovich, E.M., Singh, K.J., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P.R., Brayton, R.K., Sangiovanni-Vincentelli, A.L.: SIS: A System for Sequential Circuit Synthesis. Tech. Rep. UCB/ERL M92/41, erl, University of California, Berkeley, CA 94720 (1992)Google Scholar
  13. 13.
    Yuan, L., Qu, G.: Enhanced Leakage Reduction Technique by Gate Replacement. In: Proc. Design Automation Conference, pp. 47–50 (2005)Google Scholar
  14. 14.
    Zhanping, C., Johnson, M., Liqiong, W., Roy, W.: Estimation of Standby Leakage Power in CMOS Circuit Considering Accurate Modeling of Transistor Stacks. In: Proc. International Symposium on Low Power Electronics and Design, pp. 239–244. Monterey, CA (1998)Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2010

Authors and Affiliations

  • Nikhil Jayakumar
    • 1
  • Suganth Paul
    • 2
  • Rajesh Garg
    • 3
  • Kanupriya Gulati
    • 4
  • Sunil P. Khatri
    • 5
  1. 1.SunnyvaleUSA
  2. 2.AustinUSA
  3. 3.HillsboroUSA
  4. 4.College StationUSA
  5. 5.Dept. Electrical & Computer EngineeringTexas A & M UniversityCollege StationUSA

Personalised recommendations