Abstract
Although SystemC is considered the most promising language for SoC functional modeling, it does not come with built-in power modeling capabilities. This chapter presents PowerSC, a power estimation framework which instruments SystemC for power characterization, modeling and estimation. Since it is entirely based on SystemC, PowerSC allows consistent power modeling from ESL to lower abstraction levels. Section 8.1 shows how SystemC is extended to handle power, Sect. 8.2 describes how to instrument SystemC descriptions for power estimation, Sect. 8.3 illustrates how PowerSC allows the user to perform estimations either at RTL or gate-level with the same instrumentation. Finally, Sect. 8.4 explains how to put PowerSC to work.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
M. Anton, I. Colonescu, E. Macii, M. Poncino, Fast characterization of rtl power macromodels, in ICECS’01: International Conference on Electronics, Circuits and Systems, 2001, pp. 1591–1594
Forte Design Systems, Cynthesizer User’s Guide, v3.3 edition, May 2007. http://www.forteds.com
F. Klein, R. Leao, G. Araujo, L. Santos, R. Azevedo, On the limitations of power macromodeling techniques, in ISVLSI ’07: IEEE Computer Society Annual Symposium on VLSI (IEEE Computer Society, Los Alamitos, 2007), pp. 395–400
X. Liu, M.C. Papaefthymiou, A Markov chain sequence generator for power macromodeling. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 23(7), 1048–1062 (2004)
T. Parr et al., Antlr—another tool for language recognition. http://www.antlr.org
Synopsys, Inc., Library Compiler User’s Guide, v-2003-12 edition, 2003
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer Science+Business Media B.V.
About this chapter
Cite this chapter
Klein, F., Azevedo, R., Santos, L., Araujo, G. (2011). SystemC-Based Power Evaluation with PowerSC. In: Rigo, S., Azevedo, R., Santos, L. (eds) Electronic System Level Design. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-9940-3_8
Download citation
DOI: https://doi.org/10.1007/978-1-4020-9940-3_8
Publisher Name: Springer, Dordrecht
Print ISBN: 978-1-4020-9939-7
Online ISBN: 978-1-4020-9940-3
eBook Packages: EngineeringEngineering (R0)