Advertisement

A Low-Cost FPGA-Based Embedded Fingerprint Verification and Matching System

  • Maitane Barrenechea
  • Jon Altuna
  • Mikel Mendicute
  • Javier Del Ser
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 38)

Abstract

The development of a fingerprint verification system on a low-cost embedded platform still remains an open issue in nowadays biometrics. In order to shed light on this field, the contribution shown in this manuscript describes a lowcost fingerprint minutiae extraction and matching system based on a Spartan3 field-programmable gate array (FPGA) with an embedded Leon2 open core processor. The proposed system architecture incorporates a floating point unit (FPU) and a discrete Fourier transform (DFT) coprocessor which accelerates the minutiae extraction process. The verification algorithm is based on the NFIS (NIST Fingerprint Image Software) version 2 open source software developed by the National Institute of Standards and Technology (NIST). A software enhancement algorithm has also been included to further accelerate the minutiae extraction process. The results on execution time reduction and FPGA occupation for different system configurations show that the proposed architecture improves substantially the performance of the baseline system

Keywords

Fingerprint Biometric FPGA Embedded processor Leon2 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    A.K. Jain, Biometric recognition: How do I know who you are?, in Proceedings of the 12th IEEE Signal Processing and Communications Applications Conference, 3–5, (2004).Google Scholar
  2. 2.
    A.K. Jain, A. Ross and S. Prabhakar, An introduction to biometric recognition, IEEE Transactions on Circuits and Systems for Video Technology 14(1), 4–20 (2004).CrossRefGoogle Scholar
  3. 3.
    S. Yang, K. Sakiyama and I. Verbauwhede, A compact and efficient fingerprint verification system for secure embedded devices, in Proceedings of the Asilomar Conference on Signals, Systems and Computers, 2058–2062, (2003).Google Scholar
  4. 4.
    A. Lindoso, L. Entrena and J. Izquierdo, FPGA-based acceleration of fingerprint minutiae matching, in Proceedings of the 3rd Southern Conference on Programmable Logic, 81–83, (2007).Google Scholar
  5. 5.
    M. Lopez Garcia and E. F. C. Navarro, FPGA implementation of a ridge extraction fingerprint algorithm based on a MicroBlaze and hardware coprocessor, in Proceedings of the International Conference on Field Programmable Logic and Applications, 1–5, (2006).Google Scholar
  6. 6.
    C.I. Watson, M.D. Garris, E. Tabassi, et al., User’s guide to NIST fingerprint image software 2 (NFIS2), National Institute of Standards and Technology (NIST), 2004.Google Scholar
  7. 7.
    D. Mattson and M. Christensson, Evaluation of synthesizable CPU cores, Master,Äôs Thesis, Chalmers University of technology, Gothenburg, Sweden, 2004.Google Scholar
  8. 8.
    M. Kasprzyk., Floating Point Unit, Digital IC Project 2001, 2002.Google Scholar
  9. 9.
    S. Yang and I. Verbauwhede, A realtime, memory efficient fingerprint verification system, in Proceedings of the IEEE International Conference on Acoustics, Speech and Signal Processing, V-189-V-192 (2004).Google Scholar

Copyright information

© Springer Science+Business Media B.V. 2009

Authors and Affiliations

  • Maitane Barrenechea
    • 1
  • Jon Altuna
    • 1
  • Mikel Mendicute
    • 1
  • Javier Del Ser
    • 1
  1. 1.University of MondragonSpain

Personalised recommendations