Skip to main content

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 34))

  • 574 Accesses

Abstract

The NoC topology defines the interconnection of the different network switches with the cores and among each other. The NoC topologies can be broadly classified into two main categories: standard and application-specific custom topologies. In the standard topologies, the interconnection structure ensures full connectivity between the cores: that is, any core is reachable from any other core. Examples of such topologies include mesh, torus, hypercube, Clos, and butterfly. In an application-specific custom topology, the interconnection between the switches and cores are optimized to match the application traffic patterns. If an application does not require full connectivity between the cores, then the topology is optimized to provide only the required connectivity.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Srinivasan Murali .

Rights and permissions

Reprints and permissions

Copyright information

© 2009 Springer Science + Business Media B.V.

About this chapter

Cite this chapter

Murali, S. (2009). Designing Standard Topologies. In: Designing Reliable and Efficient Networks on Chips. Lecture Notes in Electrical Engineering, vol 34. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-9757-7_4

Download citation

  • DOI: https://doi.org/10.1007/978-1-4020-9757-7_4

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-1-4020-9756-0

  • Online ISBN: 978-1-4020-9757-7

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics