Abstract
Functional verification is a major part of today’s system design task. Several approaches are available for verification on a high level of abstraction, where designs are often modeled using MATLAB/Simulink, as well as for RT-level verification. Different approaches are a barrier to a unified verification flow. For simulation based RT-level verification, an extended test bench concept has been developed at Robert Bosch GmbH. This chapter describes how this SystemC-based test bench concept can be applied to Simulink models. The implementation of the resulting verification flow addresses the required synchronization of both simulation environments, as well as data type conversion. An example is used to evaluate the implementation and the whole verification flow. It is shown that using the extended verification flow saves a significant amount of time during development. Reusing test bench modules and test cases preserves consistency of the test bench. Verification is done automatically rather than by inspecting the waveform manually. The extended verification flow unifies system-level and RT-level verification, yielding a holistic verification flow.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Advanced Verification Methodology. http://www.mentor.com.
J.-F. Boland, C. Thibeault, and Z. Zilic. Using MATLAB and Simulink in a SystemC verification environment. In Proceedings of Design and Verification Conference, DVCon, February 2005.
R. Lissel and J. Gerlach. Introducing new verification methods into a company’s design flow: an industrial user’s point of view. In Design, Automation & Test in Europe Conference & Exhibition, DATE ’07, pages 1–6, April 2007.
E. Moser and W. Nebel. Case study: system model of crane and embedded control. In Proceedings of the Conference on Design, Automation and Test in Europe, page 721, 1999.
Open Verification Methodology. http://www.ovmworld.org/.
Simulink Design Verifier. http://www.mathworks.com/products/sldesignverifier/.
Simulink Fixed Point. http://www.mathworks.com/products/simfixed/.
Simulink Real-time Workshop. http://www.mathworks.com/products/rtw/.
Simulink Verification and Validation. http://www.mathworks.com/products/simverification/.
SystemC Library. http://www.systemc.org.
Universal Reuse Methodology. http://www.cadence.com.
Verification Methodology Manual for SystemVerilog. http://www.synopsys.com.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer Science+Business Media B.V.
About this chapter
Cite this chapter
Hylla, K., Oetjens, JH., Nebel, W. (2009). An Advanced Simulink Verification Flow Using SystemC. In: Radetzki, M. (eds) Languages for Embedded Systems and their Applications. Lecture Notes in Electrical Engineering, vol 36. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-9714-0_5
Download citation
DOI: https://doi.org/10.1007/978-1-4020-9714-0_5
Publisher Name: Springer, Dordrecht
Print ISBN: 978-1-4020-9713-3
Online ISBN: 978-1-4020-9714-0
eBook Packages: EngineeringEngineering (R0)