Skip to main content

High-Level Reconfiguration Modeling in SystemC

  • Chapter
  • 775 Accesses

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 36))

Abstract

The ongoing trend towards development of parallel software and the increased flexibility of state-of-the-art programmable logic devices are currently converging in the field of reconfigurable hardware. On the other hand there is the traditional hardware market, with its increasingly short development cycles, which is mainly driven by high-level prototyping of products. This paper presents a library for modeling reconfiguration in the leading high-level system description language SystemC combining IP reuse and high-level modeling with reconfiguration. Details on the underlying simulation engine are given, which allows safe disabling and re-enabling of all process types without altering the kernel. Novel control statements and internal techniques that allow safe usage of process controlling in conjunction with standard SystemC language constructs are presented. A real world case study using the presented library proves its applicability.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. B. Bhattacharyya, J. Rose, and S. Swan. Language extensions to SystemC: process control constructs. In DAC ’07: Proceedings of the 44th Annual Conference on Design Automation, pages 35–38. ACM Press, New York, 2007.

    Chapter  Google Scholar 

  2. A.V. Brito, M. Kuhnle, M. Hubner, J. Becker, and E.U.K. Melcher. Modelling and simulation of dynamic and partially reconfigurable systems using SystemC. In ISVLSI’07, pages 35–40. IEEE Comput. Soc., Los Alamitos, 2007.

    Google Scholar 

  3. S.A. Edwards. The challenges of hardware synthesis from C-like languages. In DATE ’05: Proceedings of the Conference on Design, Automation and Test in Europe, pages 66–67. IEEE Comput. Soc., Washington, 2005.

    Google Scholar 

  4. E. Grimpe and F. Oppenheimer. Aspects of object oriented hardware modelling with SystemC-Plus. In System on Chip Design Languages. Extended Papers: Best of FDL’01 and HDLCon’01. Kluwer Academic, Dordrecht, 2002.

    Google Scholar 

  5. IEEE Standards Association Standards Board. IEEE Std 1666 -2005 Open SystemC Language Reference Manual.

    Google Scholar 

  6. P. Lysaght and J. Stockwood. A simulation tool for dynamically reconfigurable field programmable gate arrays. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 4(3):381–390, 1996.

    Article  Google Scholar 

  7. S. Pasricha, N. Dutt, and M. Ben-Romdhane. Extending the transaction level modeling approach for fast communication architecture exploration. In DAC ’04: Proceedings of the 41st Annual Conference on Design Automation, pages 113–118. ACM Press, New York, 2004.

    Chapter  Google Scholar 

  8. A. Raabe, P.A. Hartmann, and J.K. Anlauf. Rechannel: describing and simulating reconfigurable hardware in SystemC. ACM Transactions on Design Automation of Electronic Systems, 13(1):1–18, 2008.

    Article  Google Scholar 

  9. A. Raabe, S. Hochgürtel, G. Zachmann, and J.K. Anlauf. Space-efficient FPGA-accelerated collision detection for virtual prototyping. In Design Automation and Test (DATE), pages 206–211. Munich, Germany, 2006.

    Google Scholar 

  10. A. Raabe, A. Nett, and A. Niers. A refinement case-study of a dynamically reconfigurable intersection test hardware. In ReCoSoc’08, July 2008.

    Google Scholar 

  11. A. Schallenberg, F. Oppenheimer, and W. Nebel. Designing for dynamic partially reconfigurable FPGAs with SystemC and OSSS. In Forum on Specification and Design Languages, Lille, France, September 2004.

    Google Scholar 

  12. Y. Tanurhan. Processors and FPGAs quo vadis? IEEE Computer, 39(11):108–110, 2006.

    Google Scholar 

  13. N. Tredennick and B. Shimamoto. The rise of reconfigurable systems. In Engineering of Reconfigurable Systems and Algorithms, 2003.

    Google Scholar 

  14. N.S. Voros and K. Masselos. System Level Design of Reconfigurable Systems-on-Chip. Springer, New York, 2005.

    Book  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Andreas Raabe .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2009 Springer Science+Business Media B.V.

About this chapter

Cite this chapter

Raabe, A., Felke, A. (2009). High-Level Reconfiguration Modeling in SystemC. In: Radetzki, M. (eds) Languages for Embedded Systems and their Applications. Lecture Notes in Electrical Engineering, vol 36. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-9714-0_15

Download citation

  • DOI: https://doi.org/10.1007/978-1-4020-9714-0_15

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-1-4020-9713-3

  • Online ISBN: 978-1-4020-9714-0

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics