Skip to main content

Efficient Architecture Evaluation Using Functional Mapping

  • Chapter
Languages for Embedded Systems and their Applications

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 36))

  • 781 Accesses

Abstract

For an efficient design flow the substantiation of early design decisions is obligatory. This implies a simple and fast architecture evaluation using simulative approaches. This paper introduces an approach which enables a powerful hardware/software partitioning and the reuse of already existing functional code by applying minimal code modifications only. The primary objective is to provide a solution to enable an automated application. In this novel approach, code readability and transformation effort are improved significantly by using the powerful operator overloading mechanism of C++. The implementation can easily be customized and combined with other approaches concerning simulative design evaluations. For example, it is possible to realize implicit timing behavior, transparent communication over module boundaries, tracing of simulation data or collecting debugging information.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Apache. log4cxx 0.10.0. http://logging.apache.org/log4cxx, August 2007.

  2. N. Bannow and K. Haug. Evaluation of an object-oriented hardware design methodology for automotive applications. In DATE, February 2004.

    Google Scholar 

  3. N. Bannow, K. Haug, and W. Rosenstiel. Performance analysis and automated C++ modularization using module-adapters for SystemC. In FDL, September 2004.

    Google Scholar 

  4. N. Bannow, K. Haug, and W. Rosenstiel. Automatic SystemC design configuration for a faster evaluation of different partitioning alternatives. In DATE, March 2006.

    Google Scholar 

  5. CoWare Inc. Processor designer. http://www.coware.com/products/processordesigner.

  6. FORTE Design Systems. Cynthesizer. http://www.forteds.com/products.

  7. M. Graphics. Catapult Synthesis. http://www.mentor.com/products/esl.

  8. E. Grimpe, B. Timmermann, T. Fandrey, R. Biniasch, and F. Oppenheimer. SystemC object-oriented extensions and synthesis features. In FDL, September 2002.

    Google Scholar 

  9. T. Groetker. System Design with Systemc. Kluwer Academic, Dordrecht, 2002.

    Google Scholar 

  10. C. Haubelt, J. Falk, J. Keinert, T. Schlichter, M. Streubühr, A. Deyhle, A. Hadert, and J. Teich. A SystemC-based design methodology for digital signal processing systems. EURASIP Journal on Embedded Systems, 2007(1):15, 2007. doi:http://dx.doi.org/10.1155/2007/47580.

    Google Scholar 

  11. C. Kerstan, N. Bannow, and W. Rosenstiel. Closing the gap in the analysis and visualization of simulation data for automotive video applications. In edaWorkshop’08, 2008.

    Google Scholar 

  12. OSCi. SystemC, Version 2.2. http://www.systemc.org, 2001.

  13. OSCi. TLM-2.0. http://www.systemc.org, June 2008.

  14. A. Sawchuk. Lenna Sjööblom. Signal & Processing Institute, University of Southern California. http://sipi.usc.edu/database, July 1973.

  15. J. Schnerr, O. Bringmann, A. Viehl, and W. Rosenstiel. High-performance timing simulation of embedded software. In DAC, 45th ACM/IEEE, pages 290–295. June 2008.

    Google Scholar 

  16. T. Schubert and W. Nebel. The Quiny SystemC front end: self-synthesising designs. In FDL, September 2006.

    Google Scholar 

  17. Synopsys, Inc. Virtual Platforms. http://www.synopsys.com/products/sls.

  18. VaST Systems Technology. CoMET. http://vastsystems.com/docs/CoMET_sep2008.pdf.

  19. Z. Wang, A. Sanchez, A. Herkersdorf, and W. Stechele. Fast and accurate software performance estimation during high-level embedded system design. In edaWorkshop’08, 2008.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to C. Kerstan .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2009 Springer Science+Business Media B.V.

About this chapter

Cite this chapter

Kerstan, C., Bannow, N., Rosenstiel, W. (2009). Efficient Architecture Evaluation Using Functional Mapping. In: Radetzki, M. (eds) Languages for Embedded Systems and their Applications. Lecture Notes in Electrical Engineering, vol 36. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-9714-0_11

Download citation

  • DOI: https://doi.org/10.1007/978-1-4020-9714-0_11

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-1-4020-9713-3

  • Online ISBN: 978-1-4020-9714-0

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics