Abstract
Experiments revealed a dependence of sustained avalanche current on epitaxial layer structure, ambient temperature and chip size. With higher on-resistance, the avalanche current normally increases as well. A new mixed-mode simulation model proposed before explained the dependencies of avalanche current on device structure due to inherent instabilities. In this work, the simulation model was extended to explain found dependencies of avalanche current on chip size and therefore the chip layout and chosen external gate resistance.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
I. Pawel, R. Siemieniec, M. Rösch, F. Hirler, C. Geissler, A. Pugatschow and L.J. Balk “Design of Avalanche Capability of Power MOSFETs by Device Simulation”, inProc. EPE 2007, 2007
R. Siemieniec, F. Hirler, A. Schlögl, M. Rösch, N. Soufi-Amlashi, J. Ropohl and U. Hiller “A new fast and rugged 100 V power MOSFET”, inProc. EPE-PEMC 2006, 2006
K. Fischer and K. Shenai “Electrothermal Effects During Unclamped Inductive Switching (UIS) of Power MOSFETs” IEEE Transactions on Electron Devices, 1997, 44, 874-878,
A.I. Deckelmann, G.K. Wachutka, F. Hirler, J. Krumrey and R. Henninger “Avalanche Breakdown Capability of Power DMOS Transistors and the Wunsch-Bell Relation” Microelectronics Reliability, 2003, 43, 1895-1900
A. Vrbicky, D. Donoval, J. Marek, A. Chvala and P. Beno “Analysis of Electro-Thermal Behaviour of DMOS Transistor Structure during UIS Test” Proc. ISPS, 2006
K. Chinnaswamy, P. Khandelwal, M. Trivedi and K. Shenai “Unclamped Inductive Switching Dynamics in Lateral and Vertical Power DMOSFETs” Proc. IAS, 1999
V. Vaschenko, Y. Martynov and V. Sinkevitch “Simulation of Avalanche Injection Filamentation in MOSFETs and IGBTs” in Proc. ESSDERC, 1997
P. Rossel, H. Tranduc, D. Montcoqut, G. Charitat and I. Pagés “Avalanche Characteristics of MOS Transistors” in Proc. MIEL, 1997
A.I. Deckelmann, G.K. Wachutka, F. Hirler, J. Krumrey and R. Henninger “Failure of Multiple-Cell Power DMOS Transistors in Avalanche Operation” in Proc. ESSDERC, 2003
G. Hurkx and N. Koper “A Physics-Based Model for the Avalanche Ruggedness of Power Diodes” in Proc. ISPSD, 1999
K. Kawamoto, S. Takahashi, S. Fujino and I. Shirakawa “A No-Snapback LDMOSFET With Automotive ESD Endurance” IEEE Transactions on Electron Devices, 2002, 49, 2047-2053
I. Pawel, R. Siemieniec, M. Rösch, F. Hirler and R. Herzer “Experimental Study and Simulations on Two Different Avalanche Modes in Trench Power MOSFETs”, IET Circuits, Devices & Systems, in press
Synopsys, Inc,. MEDICITM User Guide, 2006
M.P. Shaw, V. Mitin, E. Schöll and H. Grubin “The Physics of Instabilities in Solid State Electron Devices” New York, Plenum Press, 1992
M. Denison “Single Stress Safe Operating Area of DMOS Transistors integrated in Smart Power Technologies”, PhD thesis, University of Bremen, 2004
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2008 Springer Science+Business Media B.V.
About this paper
Cite this paper
Pawel, I., Siemieniec, R. (2008). A New Simulation Approach to Investigate Avalanche Behavior. In: Elleithy, K. (eds) Innovations and Advanced Techniques in Systems, Computing Sciences and Software Engineering. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-8735-6_3
Download citation
DOI: https://doi.org/10.1007/978-1-4020-8735-6_3
Publisher Name: Springer, Dordrecht
Print ISBN: 978-1-4020-8734-9
Online ISBN: 978-1-4020-8735-6
eBook Packages: Computer ScienceComputer Science (R0)