Skip to main content

Part of the book series: Analog Circuits and Signal Processing ((ACSP))

  • 2612 Accesses

In this chapter, we discuss the topology variants at the basic analog structures level. In the case when certain design requirements cannot be achieved because of technology limits or the design trade-offs cannot be found, a possible solution may be to replace the basic analog structure that affects the design parameter in question by its “more advanced” version. The concept is illustrated here on the example of a fully-differential folded cascode OTA.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Bibliography

  1. P. Allen, D. Holberg, ”CMOS Analog Circuit Design“, Oxford University Press, second edition, January 2002, ISBN10: 0195116445

    Google Scholar 

  2. R. Hoge, R. Hogervorst, J. Huijsing, “Design of Low-voltage Low Power Operational Amplifier Cells”, Springer, first edition, April 2002, ISBN10: 0792397819

    Google Scholar 

  3. K. Bult, G. Geelen, “A fast settling CMOS op amp for SC circuits with 90-dB DC gain”, Journal of Solid-State Circuits, Volume 25, pp. 1379-1384, December 1990

    Google Scholar 

  4. B. Razavi, “Design of Analog CMOS Integrated Circuits”, McGraw-Hill Science/Engineering/Math, first edition, August 2000, ISBN: 0072380322

    Google Scholar 

  5. F. Krummenacher, N. Joehl, “A 4-MHz CMOS continuous-time filter with on-chip automatic tuning”, Journal of Solid-State Circuits, Volume 23, pp. 750-758, June 1988

    Google Scholar 

Download references

Rights and permissions

Reprints and permissions

Copyright information

© 2008 Springer Science+Business Media B.V

About this chapter

Cite this chapter

(2008). Topology variants. In: Structured Analog CMOS Design. Analog Circuits and Signal Processing. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-8573-4_7

Download citation

  • DOI: https://doi.org/10.1007/978-1-4020-8573-4_7

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-1-4020-8572-7

  • Online ISBN: 978-1-4020-8573-4

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics