Abstract
This article surveys pioneering contributions of Algirdas Avižienis to the fields of fault-tolerance and dependable computing, digital arithmetic, and computer design, made during his 50-year long career in computer engineering.
Chapter PDF
Similar content being viewed by others
References
Atkins, D. E., Design of the Arithmetic Units of ILLIAC III: Use of Redundancy and Higher Radix Methods”, IEEE Transactions on Computers, C-19(8):720–733, August 1970.
Avižienis, A., A Study of Redundant Number Representations for Parallel Digital Computers, Ph.D. Thesis, University of Illinois, Urbana, 1960.
Avižienis, A., Signed Digit Number Representations for Fast Parallel Arithmetic, IRE Transactions on Electronic Computers, EC-10(9): 389–400, September 1961.
Avižienis, A., A Study of the Effectiveness of Fault-Detecting Codes for Binary Arithmetic, Jet Propulsion Laboratory, Pasadena, California, Technical Report 32-711, September 1, 1965.
Avižienis, A., On flexible implementation of digital computer arithmetic, Proc. IFIP Congress, pp. 664–670, 1962.
Avižienis, A., Arithmetic microsystems for the synthesis of function generators, Proc. of the IEEE, 54(12):1910–1919, December 1966.
Avižienis, A., Binary-compatible signed-digit arithmetic, Proc. Fall Joint Computer Conference, pp. 663–672, 1964.
Avižienis, A. and C. Tung, A Universal Arithmetic Building Element (ABE) and Design Methods for Arithmetic Processors, IEEE Transactions on Computers, C-19(8):733–745, August 1970.
Avižienis, A., Digital Computer Arithmetic: A Unified Algorithmic Specification, Proceedings Symposium on Computers and Automata, pp. 509–525, April 1971.
Avižienis, A., Gilley, G. C, Mathur, F. P., Rennels, D. A., Rohr, J. A, Rubin, D. K., The STAR (Self-Testing-and-Repairing)Computer: An Investigation of the Theory and Practice of Fault-Tolerant Computer Design, IEEE Trans. on Computers, Vol. C-20,No. II, November 1971, pp. 1312–1321: also in Digest of the 1971 International Symposium on Fault-Tolerant Computing, Pasadena, CA, March 1971, pp. 92–96.
Avižienis, A., Arithmetic Error Codes: Cost and Effectiveness Studies for Application in Digital System Design, IEEE Trans. on Computers, Vol. C-20,No. II, November 1971, pp. 1322–1330: also in Digest of the 1971 International Symposium on Fault-Tolerant Computing, Pasadena, CA, March 1971, pp. 118–121.
Avižienis, A., Fault-Tolerant Computing An Overview, IEEE Computer, Vol. 4,No. I, February 1971, pp. 5–8.
Avižienis, A., Arithmetic Error Codes:’ Cost and Effectiveness Studies for Application in Digital System Design, IEEE Transactions on Computers, C-20(11):1322–1331, November 1971.
Avižienis, A., Rennels, D. A., Fault-Tolerance Experiments With The JPL STAR Computer, in Digest of COMPCON’ 72 (Sixth Annual IEEE Computer Society Int. Conf.), San Francisco, California, 1972, pp. 321–324.
Avižienis, A., Arithmetic Algorithms for Error-Coded Operands, IEEE Trans. on Computers, C-22(6):567–572, June 1973; also in Digest of FTCS-2, the 2nd International Symposium on Fault-Tolerant Computing, Newton, MA, June 1972, pp. 25–29.
Avižienis, A., Parhami, B., A Fault-Tolerant Parallel Computer System for Signal Processing, Digest of FTCS-4, the 4th International Symposium on Fault-Tolerant Computing, Champaign, IL., June 1974, pp. 2-8–2-13.
A. Avižienis, Redundancy in number representations as an aspect of computational complexity of arithmetic functions, Proc. 3rd IEEE Symposium on Computer Arithmetic, pp. 87–89, 1975.
Avižienis, A., Ercegovac, M., Lang, T., Sylvain, P., Thomasian, A., An Investigation of Fault-Tolerant Architectures for Large-Scale Numerical Computing, Proceedings of the Symposium on High-Speed Computer & Algorithm Organization, University of Illinois at Urbana-Champaign, April 1977, Academic Press, pp. 173–178.
Avižienis, A., Chen, L., On the Implementation of N-version Programming for Software Fault Tolerance During Execution, Proceedings COMPSAC 77, (First IEEE-CS International Computer Software and Applications Conference), Chicago, November 1977, pp. 149–155.
Avižienis, A., Bond, J. W. III, Fault Tolerance in Large Computing Systems, Proceedings of the 3rd Jerusalem Conference on Information Technology, Jerusalem, August 1978, pp. 9–16.
A. Avižienis, Low-cost residue and inverse residue error-detecting codes for signed-digit arithmetic, Proc. 5th IEEE Symposium on Computer Arithmetic, pp. 165–168, 1981.
A. Avižienis and C. S. Raghavendra, Applications for arithmetic error codes in large, high-performance computers, Proc. 6th IEEE Symposium on Computer Arithmetic, pp. 169–173, 1983.
Avižienis, A., Kelly, J. P. J., Fault Tolerance by Design Diversity: Concepts and Experiments, Computer, Vol. 17,No. 8, August 1984, pp. 67–80.
Avižienis, A., Arithmetic algorithms for operands encoded in two-dimensional low-cost arithmetic codes, Proc. 7th IEEE Symposium on Computer Arithmetic, pp. 285–292, 1985.
Avižienis, A., Gunningberg, P., Kelly, J. P. J., Strigini, L., Traverse, P. J., Tso, K. S., Voges, U., The UCLA DEDIX system: a Distributed Testbed for Multiple-Version Software, Digest of FTCS-15, the 15th International Symposium on Fault-Tolerant Computing, Ann Arbor, Michigan, June 1985, pp. 126–134.
Avižienis, A., Two-Dimensional Low-Cost Arithmetic Residue Codes: Effectiveness and Arithmetic Algorithms, Digest of FTCS-16, the 16th International Symposium on Fault-Tolerant Computing, Vienna, Austria, July 1986, pp. 330–336.
Avižienis, A., Ball, D. E., On the Achievement of a Highly Dependable and Fault-Tolerant Air Traffic Control System, Computer, Vol. 20,No. 2, February 1987, pp. 84–90.
Avižienis, A., A FaultTolerance Infrastructure for Dependable Computing with High-Performance Components, Digest International Conference on Dependable Systems andNetworks, DSN 2000, New York, June 25–28, 2000, pp. 81–86.
Baqai, I., Lang, T., Reliability Aspects of the ILLIACIV Computer, Proceedings of the 1976 International Conference on Parallel Processing, August 1976, pp. 123–131.
Cardenas, A. F., Alavian, F., Avižienis, A., Performance of Recovery Architectures in Parallel Associative Database Processors, ACM Transactions on Database Systems, Vol. 8,No. 3, September 1983, pp. 291–323.
Ercegovac, M.D. and T. Lang, Digital Arithmetic, Morgan Kaufmann Publishers, San Francisco, 2004.
Gilley, G. C., A Fault-Tolerant Spacecraft, Digest of FTCS-2, the 2nd International Symposium on Fault-Tolerant Computing, Newton, MA, June 1972, pp. 105–109.
Gorji-Sinaki, A., Error-Coded Algorithms for On-Line Arithmetic, PhD Thesis, University of California, Los Angeles.
Grnarov, A., Kleinrock, L., Gerla, M., A Highly Reliable Distributed Loop Architecture, Digest of FTCS-IO, the 10th International Symposium on Fault-Tolerant Computing, Kyoto, Japan, October 1980, pp. 319–324.
Grnarov, A., Arlat, J., Avižienis, A., Modeling of Software Fault-Tolerance Strategies, Proceedings of the 11th Annual Pittsburgh Modeling & Simulation Conference, University of Pittsburgh, Pennsylvania, Vol. II, Part 2, May 1980, pp. 571–578.
Kelly, J. P. J., Avižienis. A., A Specification-oriented Multi-version Software Experiment, Digest of FTCS-13, the 13th International Symposium on Fault-Tolerant Computing, Milano, Italy, June 1983, pp. 120–126.
Kelly, J. P.J. et al., A Large Scale Second Generation Experiment in Multi-Version Software: Description and Early Results, Digest of FTCS 28, International Symposium on Fault-Tolerant Computing, Tokyo, Japan, June 27–30, pp. 9–14.
Korff, P., A Multiaccess Memory, Ph.D. thesis, UCLA Computer Science Department, University of California, Los Angeles, June 1976; also Technical Report UCLA-ENG-7607, July 1976.
Mangir, T. E., Avižienis, A., Fault-Tolerant Design for VLSI: Effect of Interconnect Requirements on Yield Improvement of VLSI Designs, IEEE Transactions on Computers, Vol. C-31,No. 7, July 1982, pp. 609–616.
Mathur, F. P., On Reliability Modeling and Analysis of Ultra-Reliable Fault-Tolerant Digital Systems, IEEE Transactions on Computers, Vol. C-20,No. II, November 1971, pp. 1376–1382.
Ng, Y. W., Avižienis, A., A Unified Reliability Model for Fault-Tolerant Computers, IEEE Transactions on Computers, Vol. C-29,No. II, pp. 1002–1011, November 1980.
Oklobdzija, V. G., Ercegovac, M. D., Testability Enhancement of VLSI Using Circuit Structures, Proceedings of IEEE 1982 International Conference on Circuits and Computers, New York, 1982.
Parhami, B. and A. Avižienis, Application of arithmetic error codes for checking mass memories, Digest of FTCS-3, the 3rd Int. Symposium on Fault-Tolerant Computing, pp. 47–51, June 1973.
Parhami, B. and A. Avižienis, Detection of storage errors in mass memories using low-cost arithmetic codes, IEEE Transactions on Computers, C-27(4):302–308, April 1978.
Raghavendra, C. S., Avižienis, A., Ercegovac, M. D., Fault Tolerance in Binary Tree Architectures, IEEE Transactions on Computers, Vol. C-33,No. 6, June 1984, pp. 568–572.
Rennels, D. A., Avižienis, A., RMS: A Reliability Modeling System for Self-Repairing Computers, Digest of FTCS-3, the 3rd International Symposium on Fault-Tolerant Computing, June 1973, pp. 131–135.
Rennels, D. A., Avižienis, A., Ercegovac, M., A Study of Standard Building Blocks for the Design of Fault-Tolerant Distributed Computer Systems, Digest of FTCS-8, the 8th International Symposium on Fault-Tolerant Computing, Toulouse, France, June 1978, pp. 144–149.
J. E. Robertson, A New Class of Digital Division Methods, IRE Transactions Electronic Computers, EC-7(3):88–92, September 1958.
Robertson, J. E., Introduction to Digital Computer Arithmetic, Department of Computer Science, University of Illinois at Urbana-Champaign, File No. 599, 1964.
Robertson, J. E., Arithmetic unit (Chapter 8) in On the design of very highspeed computer, Computer Science Department, University of Illinois at Urbana-Champaign, Technical Report No. 80, 1957
Rohr, J. A., STAREX Self-Repair Routines: Software Recovery in The JPL-STAR Computer, Digest of FTCS-3, the 3rd International Symposium on Fault-Tolerant Computing, Palo Alto, California, June 1973, pp. 11–16.
Sievers, M., Avižienis, A., Analysis of a Class of Totally Self-Checking Functions Implemented in a MOS LSI General Logic Structure, Digest of FTCS-11, the 11th International Symposium on Fault-Tolerant Computing, Portland, Maine, June 1981, pp. 256–261.
Slekys, A. G. and A. Avižienis, A modified bi-imaginary number system, Proc. 4th IEEE Symposium on Computer Arithmetic, pp. 48–55, 1978.
Sylvain, P., Vineberg, M., The Design and Evaluation of the Array Machine: A High-Level Language Processor, Proceedings of Second Annual Symposium on Computer Architecture, Houston, TX, January 1975, pp. 119–125.
Tung, C. and Avižienis, A., Combinational arithmetic systems for the approximation of functions, AFIPS Conference Proceedings 1970 Spring Joint Computer Conference, pp. 95–107, 1970.
Vineberg, M., Avižienis, A., Implementation of a Higher — Level Language on an Array Machine, Proceedings of the International Workshop on Computer Architecture, Grenoble, France, June 1973.
Wang, S. L., Avižienis, A., The Design,of Totally Self-Checking Circuits Using Programmable Logic Arrays, Digest of FTCS-9, the 9th International Symposium on Fault-Tolerant Computing, Madison, WI, June 1979, pp. 173–180.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer Science + Business Media, Inc.
About this paper
Cite this paper
Rennels, D.A., Ercegovac, M.D. (2004). From the University of Illinois VIA JPL and UCLA to Vytautas Magnus University: 50 Years of Computer Engineering by Algirdas AviŽienis. In: Jacquart, R. (eds) Building the Information Society. IFIP International Federation for Information Processing, vol 156. Springer, Boston, MA. https://doi.org/10.1007/978-1-4020-8157-6_17
Download citation
DOI: https://doi.org/10.1007/978-1-4020-8157-6_17
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-8156-9
Online ISBN: 978-1-4020-8157-6
eBook Packages: Springer Book Archive