Skip to main content

Part of the book series: Analog Circuits And Signal Processing Series ((ACSP))

  • 1228 Accesses

Emitter followers are frequently used to obtain the highest possible speed of bipolar circuits for high bit-rate applications. For example, double emitter-coupled logic (EECL) is usually faster than emitter-coupled logic (ECL). The maximum bit-rate of the cross-connect switch described in Chapter 4 can be increased by employing double emitter followers in the RF signal path. However, to be able to do so, the supply voltage must be increased to a value above the collector-emitter breakdown voltage (BVCEO) of the high-speed transistors of the technology.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. G. Freeman, M. Meghelli, et al., “40-Gb/s circuits built from a 120-GHz fT SiGe technology,” IEEE J. Solid-State Circuits, vol. 37, No. 9, September 2002, pp. 1106-1114.

    Article  Google Scholar 

  2. E.O. Johnson, “Physical limitations on frequency and power parameters of transistors,” RCA Rev., vol. 26, p. 163, 1965.

    Google Scholar 

  3. K.K. Ng, M.R. Frei, C.A. King, “Reevaluation of the ftBVceo limit on Si bipolar transistors,” IEEE Trans. Electron Devices, vol. 45, No. 8, August 1998, pp. 1854-1855.

    Article  Google Scholar 

  4. A. Pruijmboom, D. Szmyd, R. Brock, R. Wall, N. Morris, K. Fong, F. Jovenin, “QUBiC3: a 0.5 µm BiCMOS production technology, with fT = 30GHz, fmax = 60GHz and high-quality passive components for wireless telecommunication applications,” in Proc. IEEE BCTM, 1998, pp. 120-123.

    Google Scholar 

  5. D. Szmyd, R. Brock, N. Bell, S. Harker, G. Patrizi, J. Fraser, R. Dondero, “QUBiC4: a silicon-RF BiCMOS technology for wireless communication ICs,” in Proc. IEEE BCTM, 2001, pp. 60-63.

    Google Scholar 

  6. P. Deixler, R. Colclaser, et al., “QUBiC4G: a fT /fmax = 70/100GHz 0.25um low power SiGe-BiCMOS production technology with high quality passives for 12.5Gb/s optical networking and emerging wireless applications up to 20GHz,” in Proc. IEEE BCTM, 2002, pp. 201-204.

    Google Scholar 

  7. P. Deixler, A. Rodriguez, et al., “QUBiC4X: An fT /fmax = 130/140GHz SiGe:C-BiCMOS manufacturing technology with elite passives for emerging microwave applications,” in Proc. IEEE BCTM, 2004, pp. 233-236.

    Google Scholar 

  8. S.M. Sze, Semiconductor devices, physics and technology, Section 4.2: Static Characteristics of Bipolar Transistors, Wiley, New York, 1985.

    Google Scholar 

  9. H.C. de Graaff, W.J. Kloosterman, “The MEXTRAM bipolar transistor model,” Philips Re-search Unclassified Report NL-UR 006/94, Eindhoven, 1994.

    Google Scholar 

  10. J.C.J. Paasschens, W.J. Kloosterman, and R. v.d. Toorn, “Model derivation of mextram 504, the physics behind the model,” Philips Research Unclassified Report NL-UR 2002/806, Eindhoven, 2002.

    Google Scholar 

  11. P.F. Lu, T. Chen, “Collector-base junction avalanche effects in advanced double-poly self- aligned bipolar transistors,” IEEE Trans. Electron Devices, vol.36, No. 6, June 1989, pp. 1182-1188.

    Article  Google Scholar 

  12. P.R. Gray, P.J. Hurst, S.H. Lewis, R.G. Meyer, Analyses and design of analog integrated cir-cuits, 4th edn., Section 4.2.2, Wiley, New York, 2001, pp. 255-257.

    Google Scholar 

Download references

Rights and permissions

Reprints and permissions

Copyright information

© 2008 Springer Science + Business Media B.V

About this chapter

Cite this chapter

(2008). Bias Circuits Tolerating Output Voltages Above BVCEO . In: Circuit and Interconnect Design for RF and High Bit-Rate Applications. Analog Circuits And Signal Processing Series. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-6884-3_5

Download citation

  • DOI: https://doi.org/10.1007/978-1-4020-6884-3_5

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-1-4020-6882-9

  • Online ISBN: 978-1-4020-6884-3

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics