Skip to main content
SpringerLink
Log in

Analog and Mixed-Signal Design Strategies

  • Chapter
High-Level Modeling and Synthesis of Analog Integrated Systems

Part of the book series: Analog Circuits and Signal Processing Series ((ACSP))

  • 995 Accesses

The analog designer at the start of the 21st century has several design strategies at his or her disposal to synthesize a well-functioning electronic system. Which strategy to choose depends on issues like the complexity of the system with respect to size and performance requirements, the available computational power, and the technology used to produce the end product. Furthermore, different modeling and synthesis strategies can be selected during different stages of the design process.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. A. Achyuthan and M. I. Elmasry. Mixed Analog/Digital Hardware Synthesis of Artificial Neural Networks. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 13(9):1073–1087, Sept. 1994.

    Article  Google Scholar 

  2. G. Alpaydın, S. Balkır, and G. Dündar. An Evolutionary Approach to Automatic Synthesis of High-Performance Analog Integrated Circuits. IEEE Trans. on Evolutionary Computation, 7(3):240–252, June 2003.

    Article  Google Scholar 

  3. B. A. A. Antoa and A. J. Brodersen. ARCHGEN: Automated Synthesis of Analog Systems. IEEE Trans. on Very Large Scale Integration (VLSI) Systems, 3(2):231–244, June 1995.

    Article  Google Scholar 

  4. K. Antreich, J. Eckmueller, H. Graeb, M. Pronath, F. Schenkel, R. Schwencker, and S. Zizala. WiCkeD: Analog Circuit Synthesis Incorporating Mismatch. In IEEE Custom Integrated Circuits Conf., pages 511–514, Orlando, May 2000.

    Google Scholar 

  5. K. J. Antreich, H. E. Graeb, and C. U. Wieser. Circuit Analysis and Optimization Driven by Worst-Case Distances. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 13(1):57–71, Jan. 1994.

    Article  Google Scholar 

  6. K. J. Antreich, P. Leibner, and F. Pörnbacher. Nominal Design of Integrated Circuits on Circuit Level by an Interactive Improvement Method. IEEE Trans. on Circuits and Systems, 35(12):1501–1511, Dec. 1988.

    Article  Google Scholar 

  7. P. J. Ashenden, G. D. Peterson, and D. A. Teegarden. The System Designer’s Guide to VHDL-AMS. Morgan Kaufmann Publishers, San Francisco, 2003.

    Google Scholar 

  8. T. Bäck, U. Hammel, and H.-P. Schwefel. Evolutionary Computation: Comments on the History and Current State. IEEE Trans. on Evolutionary Computation, 1(1):3–17, Apr. 1997.

    Article  Google Scholar 

  9. H. Beke, W. M. C. Sansen, and R. Van Overstraeten. CALMOS: A Computer-Aided Layout Program for MOS/LSI. IEEE Journal of Solid-State Circuits, 12(3):281–282, June 1977.

    Article  Google Scholar 

  10. S. Bhattacharya, N. Jangkrajarng, R. Hartono, and C.-J. R. Shi. Correct-by-Construction Layout-Centric Retargeting of Large Analog Designs. In IEEE/ACM Design Automation Conf., pages 139–144, San Diego, June 2004.

    Google Scholar 

  11. T. Binder, C. Heitzinger, and S. Selberherr. A Study on Global and Local Optimization Techniques for TCAD Analysis Tasks. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 23(6):814–822, June 2004.

    Article  Google Scholar 

  12. R. J. Bowman and D. J. Lane. A Knowledge-Based System for Analog Integrated Circuit Design. In IEEE/ACM Int. Conf. on Computer-Aided Design, pages 210–212, Santa Clara, Nov. 1985.

    Google Scholar 

  13. F. Bruccoleri, E. A. M. Klumperink, and B. Nauta. Generating All Two-MOS Transistor Amplifiers Leads to New Wide-Band LNAs. IEEE Journal of Solid-State Circuits, 36(7):1032–1040, July 2001.

    Article  Google Scholar 

  14. Cadence Design Systems, Inc. Virtuoso NeoCircuit Circuit Sizing and Optimization. 2007. http://www.cadence.com/datasheets/virneocircuit_ds.pdf.

  15. L. R. Carley, G. G. E. Gielen, R. A. Rutenbar, and W. M. C. Sansen. Synthesis Tools for Mixed-Signal ICs: Progress on Frontend and Backend Strategies. In IEEE/ACM Design Automation Conf., pages 298–303, Las Vegas, June 1996.

    Google Scholar 

  16. F. Catthoor, J. Rabaey, and H. De Man. Target Architectures in the CATHEDRAL Synthesis Systems: Objectives and Impact. In IEEE Int. Symp. on Circuits and Systems, pages 1907–1910, Portland, May 1989.

    Google Scholar 

  17. H. Chang, E. Charbon, U. Choudhury, A. Demir, E. Felt, E. Liu, E. Malavasi, A. Sangiovanni-Vincentelli, and I. Vassiliou, editors. A Top-Down, Constraint-Driven Design Methodology for Analog Integrated Circuits. Kluwer Academic, 1996.

    Google Scholar 

  18. M. Chu and D. J. Allstot. Elitist Nondominated Sorting Genetic Algorithm Based RF IC Optimizer. IEEE Trans. on Circuits and Systems—I: Regular Papers, 52(3):535–545, Mar. 2005.

    Article  MathSciNet  Google Scholar 

  19. J. M. Cohn, D. J. Garrod, R. A. Rutenbar, and L. R. Carley. KOAN/ANAGRAM II: New Tools for Device-Level Analog Placement and Routing. IEEE Journal of Solid-State Circuits, 26(3):330–342, Mar. 1991.

    Article  Google Scholar 

  20. D. M. Colleran, C. Portmann, A. Hassibi, C. Crusius, S. S. Mohan, S. Boyd, T. H. Lee, and M. del Mar Heshenson. Optimization of Phase-Locked Loop Circuits via Geometric Programming. In IEEE Custom Integrated Circuits Conf., pages 377–380, San Jose, Sept. 2003.

    Google Scholar 

  21. A. R. Conn, P. K. Coulman, R. A. Haring, G. L. Morrill, C. Visweswariah, and Chai Wah Wu. JiffyTune: Circuit Optimization Using Time-Domain Sensitivities. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 17(12):1292–1309, Dec. 1998.

    Article  Google Scholar 

  22. J. Crols, S. Donnay, M. Steyaert, and G. Gielen. A High-Level Design and Optimization Tool for Analog RF Receiver Front-Ends. In IEEE/ACM Int. Conf. on Computer-Aided Design, pages 550–553, San Jose, Nov. 1995.

    Google Scholar 

  23. W. Daems, G. Gielen, and W. Sansen. Simulation-Based Generation of Posynomial Performance Models for the Sizing of Analog Integrated Circuits. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 22(5):517–534, May 2003.

    Article  Google Scholar 

  24. N. Damera-Venkata and B. L. Evans. An Automated Framework for Multicriteria Optimization of Analog Filter Designs. IEEE Trans. on Circuits and Systems—II: Analog and Digital Signal Processing, 46(8):981–990, Aug. 1999.

    Article  Google Scholar 

  25. J. L. Dawson, S. P. Boyd, M. del Mar Hershenson, and T. H. Lee. Optimal Allocation of Local Feedback in Multistage Amplifiers via Geometric Programming. IEEE Trans. on Circuits and Systems—I: Fundamental Theory and Applications, 48(1):1–11, Jan. 2001.

    Article  Google Scholar 

  26. F. De Bernardinis, M. I. Jordan, and A. Sangiovanni-Vincentelli. Support Vector Machines for Analog Circuit Performance Representation. In IEEE/ACM Design Automation Conf., pages 964–969, Anaheim, June 2003.

    Google Scholar 

  27. H. De Man, J. Rabaey, J. Vanhoof, G. Goossens, P. Six, and L. Claesen. CATHEDRAL-II — a computer-aided synthesis system for digital signal processing VLSI systems. IEE Computer-Aided Engineering Journal, 5(2):55–66, Apr. 1988.

    Article  Google Scholar 

  28. C. R. C. De Ranter, G. Van der Plas, M. S. J. Steyaert, G. G. E. Gielen, and W. M. C. Sansen. CYCLONE: Automated Design and Layout of RF LC-Oscillators. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 21(10):1161–1170, Oct. 2002.

    Article  Google Scholar 

  29. B. De Smedt and G. G. E. Gielen. Watson: Design Space Boundary Exploration and Model Generation for Analog and RF IC Design. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 22(2):213–224, Feb. 2003.

    Article  Google Scholar 

  30. M. G. R. Degrauwe, O. Nys, E. Dijkstra, J. Rijmenants, S. Bitz, B. L. A. G. Goffart, E. A. Vittoz, S. Cserveny, C. Meixenberger, G. van der Stappen, and H. J. Oguey. IDAC: An Interactive Design Tool for Analog CMOS Circuits. IEEE Journal of Solid-State Circuits, 22(6):1106–1116, Dec. 1987.

    Article  Google Scholar 

  31. M. del Mar Hershenson. Design of pipeline analog-to-digital converters via geometric programming. In IEEE/ACM Int. Conf. on Computer-Aided Design, pages 317–324, San Jose, Nov. 2002.

    Google Scholar 

  32. M. del Mar Hershenson, S. P. Boyd, and T. H. Lee. Optimal Design of a CMOS Op-Amp via Geometric Programming. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 20(1):1–21, Jan. 2001.

    Article  Google Scholar 

  33. A. Dharchoudhury and S. M. Kang. An Integrated Approach to Realistic Worst-Case Design Optimization of MOS Analog Circuits. In IEEE/ACM Design Automation Conf., pages 704–709, Anaheim, June 1992.

    Google Scholar 

  34. A. Doboli, N. Dhanwada, A. Nunez-Aldana, and R. Vemuri. A Two-Layer Library-Based Approach to Synthesis of Analog Systems from VHDL-AMS Specifications. ACM Trans. on Design Automation of Electronic Systems, 9(2):238–271, Apr. 2004.

    Article  Google Scholar 

  35. A. Doboli and R. Vemuri. Behavioral Modeling for High-Level Synthesis of Analog and Mixed-Signal Systems From VHDL-AMS. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 22(11):1504–1520, Nov. 2003.

    Article  Google Scholar 

  36. A. Doboli and R. Vemuri. Exploration-Based High-Level Synthesis of Linear Analog Systems Operating at Low/Medium Frequencies. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 22(11):1556–1568, Nov. 2003.

    Article  Google Scholar 

  37. Dongkyung Nam, Yun Deuk Seo, Lae-Jeong Park, Cheol Hoon Park, and Bumsup Kim. Parameter Optimization of an On-Chip Voltage Reference Circuit Using Evolutionary Programming. IEEE Trans. on Evolutionary Computation, 5(4):414–421, Aug. 2001.

    Article  Google Scholar 

  38. T. Eeckelaert, R. Schoofs, G. Gielen, M. Steyaert, and W. Sansen. Hierarchical Bottom–up Analog Optimization Methodology Validated by a Delta–Sigma A/D Converter Design for the 802.11a/b/g Standard. In IEEE/ACM Design Automation Conf., pages 25–30, San Francisco, July 2006.

    Google Scholar 

  39. F. El-Turky and E. E. Perry. BLADES: An Artificial Intelligence Approach to Analog Circuit Design. IEEE Trans. on Computer-Aided Design, 8(6):680–692, June 1989.

    Article  Google Scholar 

  40. M. Fares and B. Kaminska. FPAD: A Fuzzy Nonlinear Programming Approach to Analog Circuit Design. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 14(7):785–793, July 1995.

    Article  Google Scholar 

  41. R. Fletcher. Practical Methods of Optimization. Wiley, Chichester, 1987.

    MATH  Google Scholar 

  42. K. Francken and G. G. E. Gielen. A High-Level Simulation and Synthesis Environment for ΔΣ Modulators. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 22(8):1049–1061, Aug. 2003.

    Article  Google Scholar 

  43. A. H. Fung, B. W. Lee, and B. J. Sheu. Self-Reconstructing Technique for Expert System-Based Analog IC Designs. IEEE Trans. on Circuits and Systems, 36(2):318–321, Feb. 1989.

    Article  Google Scholar 

  44. Gang Zhang, A. Dengi, R. A. Rohrer, R. A. Rutenbar, and L. R. Carley. A Synthesis Flow Toward Fast Parasistic Closure For Radio-Frequency Integrated Circuits. In IEEE/ACM Design Automation Conf., pages 155–158, San Diego, June 2004.

    Google Scholar 

  45. G. Geelen. A 6b 1.1GSample/s CMOS A/D Converter. In IEEE Int. Solid-State Circuits Conf., pages 128–129, San Francisco, Feb. 2001.

    Google Scholar 

  46. G. G. E. Gielen and R. A. Rutenbar. Computer-Aided Design of Analog and Mixed-Signal Integrated Circuits. Proceedings of the IEEE, 88(12):1825–1854, Dec. 2000.

    Article  Google Scholar 

  47. G. G. E. Gielen, H. C. C. Walscharts, and W. M. C. Sansen. Analog Circuit Design Optimization Based on Symbolic Simulation and Simulated Annealing. IEEE Journal of Solid-State Circuits, 25(3):707–713, June 1990.

    Article  Google Scholar 

  48. H. Graeb, S. Zizala, J. Eckmueller, and K. Antreich. The Sizing Rules Method for Analog Integrated Circuit Design. In IEEE/ACM Int. Conf. on Computer-Aided Design, pages 343–349, San Jose, Nov. 2001.

    Google Scholar 

  49. D. G. Haigh, F. Q. Tan, and C. Papavassiliou. Systematic Synthesis of Active-RC Circuit Building-Blocks. Analog Integrated Circuits and Signal Processing, 43(3):297–315, June 2005.

    Article  Google Scholar 

  50. R. Harjani, R. A. Rutenbar, and L. R. Carley. OASYS: A Framework for Analog Circuit Synthesis. IEEE Trans. on Computer-Aided Design, 8(12):1247–1266, Dec. 1989.

    Article  Google Scholar 

  51. W. Hartong, L. Hedrich, and E. Barke. Model Checking Algorithms for Analog Verification. In IEEE/ACM Design Automation Conf., pages 542–547, New Orleans, June 2002.

    Google Scholar 

  52. J. P. Harvey, M. I. Elmasry, and B. Leung. STAIC: An Interactive Framework for Synthesizing CMOS and BiCMOS Analog Circuits. IEEE Trans. on Computer-Aided Design, 11(11):1402–1417, Nov. 1992.

    Article  Google Scholar 

  53. Hongzhou Liu, A. Singhee, R. A. Rutenbar, and L. R. Carley. Remembrance of Circuit Past: Macromodeling by Data Mining in Large Analog Design Spaces. In IEEE/ACM Design Automation Conf., pages 437–442, New Orleans, June 2002.

    Google Scholar 

  54. N. C. Horta and J. E. Franca. Algorithm-Driven Synthesis of Data Conversion Architectures. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 16(10):1116–1135, Oct. 1997.

    Article  Google Scholar 

  55. Hua Tang and A. Doboli. High-Level Synthesis of ΔΣ Modulator Topologies Optimized for Complexity, Sensitivity, and Power Consumption. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 25(3):597–607, Mar. 2006.

    Article  Google Scholar 

  56. L. P. Huelsman. Optimization—A Powerful Tool for Analysis and Design. IEEE Trans. on Circuits and Systems—I: Fundamental Theory and Applications, 40(7):431–439, July 1993.

    Article  Google Scholar 

  57. Jie Yuan, N. Farhat, and J. Van der Spiegel. GBOPCAD: A Synthesis Tool for High-Performance Gain-Boosted Opamp Design. IEEE Trans. on Circuits and Systems—I: Regular Papers, 52(8):1535–1544, Aug. 2005.

    Article  Google Scholar 

  58. Jintae Kim, Jaeseo Lee, L. Vandenberghe, and Chih-Kong Ken Yang. Techniques for Improving the Accuracy of Geometric-Programming Based Analog Circuit Design Optimization. In IEEE/ACM Int. Conf. on Computer-Aided Design, pages 863–870, San Jose, Nov. 2004.

    Google Scholar 

  59. Y.-C. Ju, V. B. Rao, and R. A. Saleh. Consistency Checking and Optimization of Macromodels. IEEE Trans. on Computer-Aided Design, 10(8):957–967, Aug. 1991.

    Article  Google Scholar 

  60. S. Kirkpatrick, C. D. Gelatt, Jr., and M. P. Vecchi. Optimization by Simulated Annealing. Science, 220(4598):671–680, May 1983.

    Article  MathSciNet  Google Scholar 

  61. E. A. M. Klumperink, F. Bruccoleri, and B. Nauta. Finding All Elementary Circuits Exploiting Transconductance. IEEE Trans. on Circuits and Systems—II: Analog and Digital Signal Processing, 48(11):1039–1053, Nov. 2001.

    Article  MATH  Google Scholar 

  62. E. A. M. Klumperink and B. Nauta. Systematic Comparison of HF CMOS Transconductors. IEEE Trans. on Circuits and Systems—II: Analog and Digital Signal Processing, 50(10):728–741, Oct. 2003.

    Article  Google Scholar 

  63. H. Y. Koh, C. H. Séquin, and P. R. Gray. OPASYN: A Compliler for CMOS Operational Amplifiers. IEEE Trans. on Computer-Aided Design, 9(2):113–125, Feb. 1990.

    Article  Google Scholar 

  64. J. R. Koza. Genetic Programming. On the Programming of Computers by Means of Natural Selection. Bradford Book, Cambridge, 1992.

    MATH  Google Scholar 

  65. J. R. Koza, F. H. Bennett, III, D. Andre, M. A. Keane, and F. Dunlap. Automated Synthesis of Analog Electrical Circuits by Means of Genetic Programming. IEEE Trans. on Evolutionary Computation, 1(2):109–128, July 1997.

    Article  Google Scholar 

  66. M. J. Krasnicki, R. Phelps, J. R. Hellums, M. McClung, R. A. Rutenbar, and L. R. Carley. ASF: A Practical Simulation-Based Methodology for the Synthesis of Custom Analog Circuits. In IEEE/ACM Int. Conf. on Computer-Aided Design, pages 350–357, San Jose, Nov. 2001.

    Google Scholar 

  67. W. Kruiskamp and D. Leenaerts. DARWIN: CMOS opamp Synthesis by means of a Genetic Algorithm. In IEEE/ACM Design Automation Conf., pages 433–438, San Francisco, June 1995.

    Google Scholar 

  68. K. Lampaert, G. Gielen, and W. M. Sansen. A Performance-Driven Placement Tool for Analog Integrated Circuits. IEEE Journal of Solid-State Circuits, 30(7):773–780, July 1995.

    Article  Google Scholar 

  69. E. Lauwers and G. Gielen. Power Estimation Methods for Analog Circuits for Architectural Exploration of Integrated Systems. IEEE Trans. on Very Large Scale Integration (VLSI) Systems, 10(2):155–162, Apr. 2002.

    Article  Google Scholar 

  70. E. A. Lee and T. M. Parks. Dataflow Process Networks. Proceedings of the IEEE, 83(5):773–799, May 1995.

    Article  Google Scholar 

  71. J. D. Lohn and S. P. Colombano. A Circuit Representation Technique for Automated Circuit Design. IEEE Trans. on Evolutionary Computation, 3(3):205–219, Sept. 1999.

    Article  Google Scholar 

  72. E. Malavasi, E. Charbon, E. Felt, and A. Sangiovanni-Vincentelli. Automation of IC Layout with Analog Constraints. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 15(8):923–942, Aug. 1996.

    Article  Google Scholar 

  73. P. Mandal and V. Visvanathan. CMOS Op-Amp Sizing Using a Geometric Programming Formulation. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 20(1):22–38, Jan. 2001.

    Article  Google Scholar 

  74. E. Martens and G. Gielen. Generic Behavioral Modeling of Analog and Mixed-Signal Systems for Efficient Architectural-Level Exploration. In ECSI Forum on Specifications and Design Languages, pages 15–22, Darmstadt, Sept. 2006.

    Google Scholar 

  75. E. Martens and G. Gielen. Top-Down Heterogeneous Synthesis of Analog and Mixed-Signal Systems. In IEEE/ACM Design, Automation and Test in Europe Conf. and Exhibition, pages 275–280, Munich, Mar. 2006.

    Google Scholar 

  76. P. C. Maulik, L. R. Carley, and D. J. Allstot. . IEEE Journal of Solid-State Circuits, 28(3):233–241, Mar. 1993.

    Article  Google Scholar 

  77. P. C. Maulik, L. R. Carley, and R. A. Rutenbar. Integer Programming Based Topology Selection of Cell-Level Analog Circuits. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 14(4):401–412, Apr. 1995.

    Article  Google Scholar 

  78. T. McConaghy, P. Palmers, G. Gielen, and M. Steyaert. Simultaneous Multi-Topology Multi-Objective Circuit Sizing Across Thousands of Analog Circuit Topologies. In IEEE/ACM Design Automation Conf., pages 944–947, San Diego, June 2007.

    Google Scholar 

  79. F. Medeiro, F. V. Fernández, R. Domínguez-Castro, and A. Rodríguez-Vázquez. A Statistical Optimization-Based Approach for Automated Sizing of Analog Cells. In IEEE/ACM Int. Conf. on Computer-Aided Design, pages 594–597, San Jose, Nov. 1994.

    Google Scholar 

  80. F. Medeiro, B. Pérez-Verdú, J. M. de la Rosa, and Á. Rodríguez-Vázquez. Using CAD Tools for Shortening the Design Cycle of High-Performance Sigma–Delta Modulators: A 16.4 bit, 9.6 kHz, 1.71 mW ΣΔM in CMOS 0.7 μm Technology. Int. Journal of Circuit Theory and Applications, 25(5):319–334, Sept. 1997.

    Article  Google Scholar 

  81. F. Medeiro, B. Pérez-Verdú, A. Rodríguez-Vázquez, and J. L. Huertas. A Vertically Integrated Tool for Automated Design of ΣΔ Modulators. IEEE Journal of Solid-State Circuits, 30(7):762–772, July 1995.

    Article  Google Scholar 

  82. S. Mehrotra, P. Franzon, and Wentai Liu. Stochastic Optimization Approach to Transistor Sizing for CMOS VLSI Circuits. In IEEE/ACM Design Automation Conf., pages 36–40, San Diego, June 1994.

    Google Scholar 

  83. Mentor Graphics. Eldo Datasheet. 2007. http://www.mentor.com/products/ic_nanometer_design/custom_design_simula\%tion/eldo/upload/eldods.pdf.

  84. MunEDA. WiCkeD – Product Overview. 2007. http://www.muneda.com/pdf/WiCkeD\%20Product\%20Overview.pdf.

  85. B. Murari. Bridging the Gap Between the Digital and Real Worlds: the Expanding Role of Analog Interface Technologies. In IEEE Int. Solid-State Circuits Conf., pages 30–35, San Francisco, Feb. 2003.

    Google Scholar 

  86. N. S. Nagaraj. A New Optimizer for Performance Optimization of Analog Integrated Circuits. In IEEE/ACM Design Automation Conf., pages 148–153, Dallas, June 1993.

    Google Scholar 

  87. A. Nieuwoudt, T. Ragheb, and Y. Massoud. SOC-NLNA: Synthesis and Optimization for Fully Integrated Narrow-Band CMOS Low Noise Amplifiers. In IEEE/ACM Design Automation Conf., pages 879–884, San Francisco, July 2006.

    Google Scholar 

  88. Z.-Q. Ning, T. Mouthaan, and H. Wallinga. SEAS: A Simulated Evolution Approach for Analog Circuit Synthesis. In IEEE Custom Integrated Circuits Conf., pages 5.2.1–5.2.4, San Diego, May 1991.

    Google Scholar 

  89. W. Nye, D. C. Riley, A. Sangiovanni-Vincentelli, and A. L. Tits. DELIGHT.SPICE: An Optimization-Based System for the Design of Integrated Circuits. IEEE Trans. on Computer-Aided Design, 7(4):501–519, Apr. 1988.

    Article  Google Scholar 

  90. E. S. Ochotta, R. A. Rutenbar, and L. R. Carley. Synthesis of High-Performance Analog Circuits in ASTRX/OBLX. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 15(3):273–294, Mar. 1996.

    Article  Google Scholar 

  91. I. O’Connor and A. Kaiser. Automated Design of Switched-Current Cells. In IEEE Custom Integrated Circuits Conf., pages 477–480, Santa Clara, May 1998.

    Google Scholar 

  92. P. Oehler, C. Grimm, and K. Waldschmidt. A Methodology for System-Level Synthesis of Mixed-Signal Applications. IEEE Trans. on Very Large Scale Integration (VLSI) Systems, 10(6):935–942, Dec. 2002.

    Article  Google Scholar 

  93. H. Onodera, H. Kanbara, and K. Tamaru. Operational-Amplifier Compilation with Performance Optimization. IEEE Journal of Solid-State Circuits, 25(2):466–473, Apr. 1990.

    Article  Google Scholar 

  94. Orora Design Technologies, Inc. Arsyn Circuit Synthesis Platform for Automated Analog, RF and Digital Transistor Circuit Design. 2007. http://www.orora.com/Products-arsyn.

  95. R. Phelps, M. Krasnicki, R. A. Rutenbar, L. R. Carley, and J. R. Hellums. Anaconda: Simulation-Based Synthesis of Analog Circuits Via Stochastic Pattern Search. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 19(6):703–717, June 2000.

    Article  Google Scholar 

  96. K. V. Price, R. M. Storn, and J. A. Lampinen. Differential Evolution. A Practical Approach to Global Optimization. Springer, Berlin, 2005.

    MATH  Google Scholar 

  97. J. Ramos, K. Francken, G. G. E. Gielen, and M. S. J. Steyaert. An Efficient, Fully Parasitic-Aware Power Amplifier Design Optimization Tool. IEEE Trans. on Circuits and Systems—I: Regular Papers, 52(8):1526–1534, Aug. 2005.

    Article  Google Scholar 

  98. M. Ranjan, W. Verhaegen, A. Agarwal, H. Sampath, R. Vemuri, and G. Gielen. Fast, Layout-Inclusive Analog Circuit Synthesis using Pre-Compiled Parasitic-Aware Symbolic Performance Models. In IEEE/ACM Design, Automation and Test in Europe Conf. and Exhibition, pages 604–609, Paris, Feb. 2004.

    Google Scholar 

  99. B. Razavi. Principles of Data Conversion System Design. Wiley, New York, 1995.

    Google Scholar 

  100. J. Ren and M. Greenstreet. A Unified Optimization Framework for Equalization Filter Synthesis. In IEEE/ACM Design Automation Conf., pages 638–643, Anaheim, June 2005.

    Google Scholar 

  101. J. Rijmenants, J. B. Litsios, T. R. Schwarz, and M. G. R. Degrauwe. ILAC: An Automated Layout Tool for Analog CMOS Circuits. IEEE Journal of Solid-State Circuits, 24(2):417–425, Apr. 1989.

    Article  Google Scholar 

  102. J. Ruiz-Amaya, J. de la Rosa, F. V. Fernández, F. Medeiro, R. del Río, B. Pérez-Verdú, and A. Rodríguez-Vázquez. High-Level Synthesis of Switched-Capacitor, Switched-Current and Continuous-Time ΣΔ Modulators Using SIMULINK-Based Time-Domain Behavioral Models. IEEE Trans. on Circuits and Systems—I: Regular Papers, 52(9):1795–1810, Sept. 2005.

    Article  Google Scholar 

  103. W. M. C. Sansen. Analog Design Essentials. Springer, Dordrecht, 2006.

    Google Scholar 

  104. J. E. Savage. Models of Computation. Exploring the Power of Computing. Addison-Wesley, Reading, 1998.

    Google Scholar 

  105. B. J. Sheu, A. H. Fung, and Y.-N. Lai. A Knowledge-Based Approach to Analog IC Design. IEEE Trans. on Circuits and Systems, 35(2):256–258, Feb. 1988.

    Article  Google Scholar 

  106. J.-M. Shyu, A. Sangiovanni-Vincentelli, J. P. Fishburn, and A. E. Dunlop. Optimization-Based Transistor Sizing. IEEE Journal of Solid-State Circuits, 23(2):400–409, Apr. 1988.

    Article  Google Scholar 

  107. J. C. Spall. Introduction to Stochastic Search and Optimization. Estimation, Simulation, and Control. Wiley, Hoboken, 2003.

    Google Scholar 

  108. T. Sripramong and C. Toumazou. The Invention of CMOS Amplifiers Using Genetic Programming and Current-Flow Analysis. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 21(11):1237–1252, Nov. 2002.

    Article  Google Scholar 

  109. G. Stehr, H. Graeb, and K. Antreich. Performance Trade-off Analysis of Analog Circuits By Normal-Boundary Intersection. In IEEE/ACM Design Automation Conf., pages 958–963, Anaheim, CA, June 2003.

    Google Scholar 

  110. G. Stehr, H. Graeb, and K. Antreich. Analog Performance Space Exploration by Fourier-Motzkin Elimination with Application to Hierarchical Sizing. In IEEE/ACM Int. Conf. on Computer-Aided Design, pages 847–854, San Jose, CA, Nov. 2004.

    Google Scholar 

  111. M. A. Styblinski and L. J. Opalski. Algorithms and Software Tools for IC Yield Optimization Based on Fundamental Fabrication Parameters. IEEE Trans. on Computer-Aided Design, 5(1):79–89, Jan. 1986.

    Article  Google Scholar 

  112. Synopsis. Circuit Explorer Analysis, Optimization and Trade-offs. 2007. http://www.synopsys.com/products/mixedsignal/hspice/circuit_explorer_ds\%.pdf.

  113. A. Torralba, J. Chávez, and L. G. Franquelo. FASY: A Fuzzy-Logic Based Tool for Analog Synthesis. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 15(7):705–715, July 1996.

    Article  Google Scholar 

  114. C. Toumazou and C. A. Makris. Analog IC Design Automation: Part I—Automated Circuit Generation: New Concepts and Methods. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 14(2):218–238, Feb. 1995.

    Article  Google Scholar 

  115. G. Van der Plas, G. Debyser, F. Leyn, K. Lampaert, J. Vandenbussche, G. G. E. Gielen, W. Sansen, P. Veselinovic, and D. Leenaerts. AMGIE—A Synthesis Environment for CMOS Analog Integrated Circuits. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 20(9):1037–1058, Sept. 2001.

    Article  Google Scholar 

  116. P. Vancorenland, C. De Ranter, M. Steyaert, and G. Gielen. Optimal RF design using Smart Evolutionary Algorithms. In IEEE/ACM Design Automation Conf., pages 7–10, Los Angeles, June 2000.

    Google Scholar 

  117. P. Vancorenland, G. Van der Plas, M. Steyaert, G. Gielen, and W. Sansen. A Layout-aware Synthesis Methodology for RF Circuits. In IEEE/ACM Int. Conf. on Computer-Aided Design, pages 358–362, San Jose, Nov. 2001.

    Google Scholar 

  118. J. P. Vanderhaegen and R. W. Brodersen. Automated Design of Operational Transconductance Amplifiers using Reversed Geometric Programming. In IEEE/ACM Design Automation Conf., pages 133–138, San Diego, June 2004.

    Google Scholar 

  119. I. Vassiliou, H. Chang, A. Demir, E. Charbon, P. Miliozzi, and A. Sangiovanni-Vincentelli. A Video Driver System Designed Using a Top-Down, Constraint-Driven Methodology. In IEEE/ACM Int. Conf. on Computer-Aided Design, pages 463–468, San Jose, Nov. 1996.

    Google Scholar 

  120. I. Vassiliou, K. Vavelidis, T. Georgantas, S. Plevridis, N. Haralabidis, G. Kamoulakos, C. Kapnistis, S. Kavadias, Y. Kokolakis, P. Merakos, J. C. Rudell, A. Yamanaka, S. Bouras, and I. Bouras. A Single-Chip Digitally Calibrated 5.15–5.825-GHz 0.18-μm CMOS Transceiver for 802.11a Wireless LAN. IEEE Journal of Solid-State Circuits, 38(12):2221–2231, Dec. 2003.

    Article  Google Scholar 

  121. B. Vaz, N. Paulino, J. Goes, R. Costa, R. Tavares, and A. Steiger-Garção. Design of Low-Voltage CMOS Pipelined ADC’s using 1 pico-Joule of Energy per Conversion. In IEEE Int. Symp. on Circuits and Systems, volume 1, pages 921–924, Scottsdale, May 2002.

    Google Scholar 

  122. M. Vogels and G. Gielen. Architectural Selection of A/D Converters. In IEEE/ACM Design Automation Conf., pages 974–977, Anaheim, June 2003.

    Google Scholar 

  123. G. Wolfe and R. Vemuri. Extraction and Use of Neural Network Models in Automated Synthesis of Operational Amplifiers. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 22(2):198–212, Feb. 2003.

    Article  Google Scholar 

  124. Xin Li, P. Gopalakrishnan, Yang Xu, and L. T. Pileggi. Robust Analog/RF Circuit Design with Projection-Based Posynomial Modeling. In IEEE/ACM Int. Conf. on Computer-Aided Design, pages 855–862, San Jose, Nov. 2004.

    Google Scholar 

  125. Y. Xu, K.-L. Hsiung, X. Li, I. Nausieda, S. Boyd, and L. Pileggi. OPERA: OPtimization with Ellipsoidal uncertainty for Robust Analog IC design. In IEEE/ACM Design Automation Conf., pages 632–637, Anaheim, June 2005.

    Google Scholar 

  126. L. Zhang, R. Raut, Y. Jiang, and U. Kleine. Placement Algorithm in Analog-Layout Designs. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 25(10):1889–1903, Oct. 2006.

    Article  Google Scholar 

  127. E. Zitzler and L. Thiele. Multiobjective Evolutionary Algorithms: A Comparative Case Study and the Strength Pareto Approach. IEEE Trans. on Evolutionary Computation, 3(4):257–271, Nov. 1999.

    Article  Google Scholar 

Download references

Rights and permissions

Reprints and permissions

Copyright information

© 2008 Springer Science + Business Media B.V

About this chapter

Cite this chapter

(2008). Analog and Mixed-Signal Design Strategies. In: High-Level Modeling and Synthesis of Analog Integrated Systems. Analog Circuits and Signal Processing Series. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-6802-7_3

Download citation

  • DOI: https://doi.org/10.1007/978-1-4020-6802-7_3

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-1-4020-6801-0

  • Online ISBN: 978-1-4020-6802-7

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation