This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
http://direct.xilinx.com/bvdocs/publications/ds003.pdf
http://www.altera.com/products/devices/dev-index.jsp
http://www-cad.eecs.berkeley.edu/
http://ballade.cs.ucla.edu/
G. Varghese, J. M. Rabaey, “Low-Energy FPGAs –Architecture and Design”, Kluwer Academic Publishers, 2001
V. Betz, J. Rose and A. Marquardt, “Architecture and CAD for Deep-Submicron FPGAs”, Kluwer Academic Publishers, 1999
V. George, H. Zhang, and J. Rabaey, “The Design of a Low Energy FPGA”, In Proc. Int. Symp. On Low Power Electronics and Design (ISLPED’99), pp. 188–193, San Diego, California, August 16–17, 1999.
V. Betz, and J. Rose, “FPGA Routing Architecture: Segmentation and Buffering to Optimize Speed and Density”, in ACM/SIGDA Int. Symp. on Field Programmable Gate Arrays, Monterey, CA (1999), pp. 59–68
K. Poon, A. Yan, and S. Wilton, “A Flexible Power Model for FPGAs”, in Proc. Field-Programmable Logic and Applications (FPL) 2002, Montpellier, France, 2002, pp. 312–321.
http://www.eecg.toronto.edu/∼vaughn/vpr/vpr.html
http://vlsi.ee.duth.gr/AMDREL
V. Kalenteridis et al. “An Integrated FPGA Design Framework: Custom Designed FPGA Platform and Application Mapping Toolset Development”, in Proc. of the Reconfigurable Architectures Workshop (RAW 2004), April 26–27, 2004, Santa Fe, New Mexico, USA.
H. Pournara et al., “Energy Efficient Fine-Grain Reconfigurable Hardware”, Proceedings of 12th IEEE Mediterranean Electrotechnical Conference (MELECON) 2004.
V. Kalenteridis, H. Pournara, K. Siozos, K. Tatas, G. Koutroumpezis, N. Vassiliadis, I. Pappas, S. Nikolaidis, S. Siskos, D. J. Soudris and A. Thanailakis, “A Complete Platform and Toolset for System Implementation on Fine-Grain Reconfigurable Hardware” Journal on Microprocessors and Microsystems, Vol 29/6 pp. 247–259, 2005.
R. Peset Llopis, and M. Sachdev, “Low Power, Testable Dual Edge Triggered Flip-Flops”, Proceedings of IEEE International Symposium on Low Power Electronics and Design, August 1996, Monterey, USA
A.G.M. Strollo, E. Napoli, and C. Cimino, “Analysis of Power Dissipation in Double Edge Triggered Flip-Flops”, IEEE Transaction on VLSI Systems, Vol. 8, No. 5, October 2000, pp. 624–628
http://www.lucent.com
http://www.vantis.com
V. Betz, and J. Rose, “Circuit Design, Transistor Sizing and Wire Layout of FPGA Interconnect”, IEEE Custom Integrated Circuits Conference, (CICC), San Diego, California, 1999
http://search.cpan.org/author/GSLONDON/Hardware-Vhdl-Parser-0.12/
http://opensource.ethz.ch/emacs/vhdl93_syntax.html
http://www.mentor.com/leonardospectrum/datasheet.pdf
http://www.synplicity.com/products/synplifypro/ index.html
http://vlsi.ee.duth.gr:8081/help/[DIVINER, DRUID, DUTYS, DAGGER]_manual.pdf
http://www.edif.org
http://www.bdd-portal.org/docu/blif/blif.html
M. Sentovich, K. J. Singh, and L. Lavagno, et al.: “SIS: A System for Sequential Circuit Synthesis”, UCB/ERL M92/41 (1992)
http://www-asim.lip6.fr/recherche/alliance/
Ken McElvain, “Benchmarks tests files”, Proc. MCNC International Workshop on Logic Synthesis 1993, ftp://ftp.mcnc.org/pub/benchmark/Benchmark_dirs/LGSynth93/ LGSynth93.tar
K. Siozios et al., “A Novel FPGA Configuration Bitstream Generation Algorithm and Tool Development”, in Proceedings of 13th International Conference on Field Programmable Logic and Applications (FPL), pp. 1116–1118, August 30 - September 1, 2004, Antwerp, Belgium, pp. 1116–1118.
K. Tatas et al. “FPGA Architecture Design and Toolset for Logic Implementation”, in Proceedings of 13th International Workshop, pp. 607–616, PATMOS 2003, Turin, Italy, September 2003.
K. Siozios, G. Koutroumpezis, K. Tatas, D. Soudris and A. Thanailakis, “DAGGER: A Novel Generic Methodology for FPGA Bitstream Generation and its Software Tool Implementation”, 12th Reconfigurable Architectures RAW 2005 Colorado, USA, April 4–5, 2005.
T. Lo, W. Man Chung, and M Sachdev, “A Comparative Analysis of Dual Edge Triggered Flip-flops”, IEEE Transactions on VLSI Systems, Vol. 10, No. 6, December 2002, pp. 913–918
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2007 Springer
About this chapter
Cite this chapter
Soudris, D. et al. (2007). Amdrel. In: Vassiliadis, S., Soudris, D. (eds) Fine- and Coarse-Grain Reconfigurable Computing. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-6505-7_3
Download citation
DOI: https://doi.org/10.1007/978-1-4020-6505-7_3
Publisher Name: Springer, Dordrecht
Print ISBN: 978-1-4020-6504-0
Online ISBN: 978-1-4020-6505-7
eBook Packages: EngineeringEngineering (R0)