A Low-Energy FPGA Architecture and Supporting CAD Tool Design Flow
  • D. Soudris
  • K. Tatas
  • K. Siozios
  • G. Koutroumpezis
  • S. Nikolaidis
  • S. Siskos
  • N. Vasiliadis
  • V. Kalenteridis
  • H. Pournara
  • I. Pappas


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1. Scholar
  2. 2. Scholar
  3. 3. Scholar
  4. 4. Scholar
  5. 5.
    G. Varghese, J. M. Rabaey, “Low-Energy FPGAs –Architecture and Design”, Kluwer Academic Publishers, 2001Google Scholar
  6. 6.
    V. Betz, J. Rose and A. Marquardt, “Architecture and CAD for Deep-Submicron FPGAs”, Kluwer Academic Publishers, 1999Google Scholar
  7. 7.
    V. George, H. Zhang, and J. Rabaey, “The Design of a Low Energy FPGA”, In Proc. Int. Symp. On Low Power Electronics and Design (ISLPED’99), pp. 188–193, San Diego, California, August 16–17, 1999.Google Scholar
  8. 8.
    V. Betz, and J. Rose, “FPGA Routing Architecture: Segmentation and Buffering to Optimize Speed and Density”, in ACM/SIGDA Int. Symp. on Field Programmable Gate Arrays, Monterey, CA (1999), pp. 59–68Google Scholar
  9. 9.
    K. Poon, A. Yan, and S. Wilton, “A Flexible Power Model for FPGAs”, in Proc. Field-Programmable Logic and Applications (FPL) 2002, Montpellier, France, 2002, pp. 312–321.Google Scholar
  10. 10.∼vaughn/vpr/vpr.htmlGoogle Scholar
  11. 11. Scholar
  12. 12.
    V. Kalenteridis et al. “An Integrated FPGA Design Framework: Custom Designed FPGA Platform and Application Mapping Toolset Development”, in Proc. of the Reconfigurable Architectures Workshop (RAW 2004), April 26–27, 2004, Santa Fe, New Mexico, USA.Google Scholar
  13. 13.
    H. Pournara et al., “Energy Efficient Fine-Grain Reconfigurable Hardware”, Proceedings of 12th IEEE Mediterranean Electrotechnical Conference (MELECON) 2004.Google Scholar
  14. 14.
    V. Kalenteridis, H. Pournara, K. Siozos, K. Tatas, G. Koutroumpezis, N. Vassiliadis, I. Pappas, S. Nikolaidis, S. Siskos, D. J. Soudris and A. Thanailakis, “A Complete Platform and Toolset for System Implementation on Fine-Grain Reconfigurable Hardware” Journal on Microprocessors and Microsystems, Vol 29/6 pp. 247–259, 2005.CrossRefGoogle Scholar
  15. 15.
    R. Peset Llopis, and M. Sachdev, “Low Power, Testable Dual Edge Triggered Flip-Flops”, Proceedings of IEEE International Symposium on Low Power Electronics and Design, August 1996, Monterey, USAGoogle Scholar
  16. 16.
    A.G.M. Strollo, E. Napoli, and C. Cimino, “Analysis of Power Dissipation in Double Edge Triggered Flip-Flops”, IEEE Transaction on VLSI Systems, Vol. 8, No. 5, October 2000, pp. 624–628Google Scholar
  17. 17.
    http://www.lucent.comGoogle Scholar
  18. 18.
    http://www.vantis.comGoogle Scholar
  19. 19.
    V. Betz, and J. Rose, “Circuit Design, Transistor Sizing and Wire Layout of FPGA Interconnect”, IEEE Custom Integrated Circuits Conference, (CICC), San Diego, California, 1999Google Scholar
  20. 20. Scholar
  21. 21. Scholar
  22. 22. Scholar
  23. 23. index.htmlGoogle Scholar
  24. 24.[DIVINER, DRUID, DUTYS, DAGGER]_manual.pdfGoogle Scholar
  25. 25.
    http://www.edif.orgGoogle Scholar
  26. 26. Scholar
  27. 27.
    M. Sentovich, K. J. Singh, and L. Lavagno, et al.: “SIS: A System for Sequential Circuit Synthesis”, UCB/ERL M92/41 (1992)Google Scholar
  28. 28. Scholar
  29. 29.
    Ken McElvain, “Benchmarks tests files”, Proc. MCNC International Workshop on Logic Synthesis 1993, LGSynth93.tarGoogle Scholar
  30. 30.
    K. Siozios et al., “A Novel FPGA Configuration Bitstream Generation Algorithm and Tool Development”, in Proceedings of 13th International Conference on Field Programmable Logic and Applications (FPL), pp. 1116–1118, August 30 - September 1, 2004, Antwerp, Belgium, pp. 1116–1118.Google Scholar
  31. 31.
    K. Tatas et al. “FPGA Architecture Design and Toolset for Logic Implementation”, in Proceedings of 13th International Workshop, pp. 607–616, PATMOS 2003, Turin, Italy, September 2003.Google Scholar
  32. 32.
    K. Siozios, G. Koutroumpezis, K. Tatas, D. Soudris and A. Thanailakis, “DAGGER: A Novel Generic Methodology for FPGA Bitstream Generation and its Software Tool Implementation”, 12th Reconfigurable Architectures RAW 2005 Colorado, USA, April 4–5, 2005.Google Scholar
  33. 33.
    T. Lo, W. Man Chung, and M Sachdev, “A Comparative Analysis of Dual Edge Triggered Flip-flops”, IEEE Transactions on VLSI Systems, Vol. 10, No. 6, December 2002, pp. 913–918Google Scholar

Copyright information

© Springer 2007

Authors and Affiliations

  • D. Soudris
  • K. Tatas
  • K. Siozios
  • G. Koutroumpezis
  • S. Nikolaidis
  • S. Siskos
  • N. Vasiliadis
  • V. Kalenteridis
  • H. Pournara
  • I. Pappas

There are no affiliations available

Personalised recommendations