Abstract
We propose an algorithm for efficient threshold network synthesis of arbitrary multi-output Boolean functions. The main purpose of this work is to bridge the wide gap that currently exists between research on the development of nanoscale devices and research on the development of synthesis methodologies to generate optimized networks utilizing these devices. Many nanotechnologies, such as resonant tunneling diodes (RTD) and quantum cellular automata (QCA), are capable of implementing threshold logic. While functionally correct threshold gates have been successfully demonstrated, there exists no methodology or design automation tool for general multi-level threshold network synthesis. We have built the first such tool, ThrEshold Logic Synthesizer (TELS), on top of an existing Boolean logic synthesis tool. Experiments with about 60 multi-output benchmarks were performed, though the results of only 10 of them are reported in this paper because of space restrictions. They indicate that up to 77% reduction in gate count is possible when utilizing threshold logic, with an average reduction being 52%, compared to traditional logic synthesis. Furthermore, the synthesized networks are well-balanced, and hence delay-optimized.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Semiconductor Industries Association Roadmap. http://public.itrs.net
D. Goldhaber-Gordon et al. Overview of nanoelectronic devices, Proc. IEEE, vol. 85, no. 4, 521–540, Apr. 1997.
S. Muroga, Threshold Logic and its Applications. New York, NY: John Wiley, 1971.
K. J. Chen, K. Maezawa, and M. Yammoto, InP-based high-performance monostable-bistable transition logic elements (MOBILE’s) using integrated multiple-input resonant-tunneling devices, IEEE Electron Device Lett., vol. 17, no. 3, 127–129, Mar. 1996.
Z. Kohavi, Switching and Finite Automata Theory. New York, NY: McGraw-Hill, 1978.
G. D. Hachtel and F. Somenzi, Logic Synthesis and Verification Algorithms. Norwell, MA: Kluwer Academic, 1998.
R. O. Winder, Threshold logic, Ph.D. dissertation, Princeton University, 1962.
M. L. Dertouzos, Threshold Logic: A Synthesis Approach. Cambridge, MA: The M.I.T. Press, 1965.
G. E. Sobelman and K. Fant, CMOS circuit design of threshold gates with hysteresis, in Proc. Int. Conf. Circuits Systems, vol. 2, May 1998, pp. 61–64.
V. Beiu, J. M. Quintana, and M. J. Avedillo, VLSI implementations of threshold logic - A comprehensive survey, Tutorial at Int. Joint Conf. Neural Networks, July 2003.
A. L. Oliveira and A. Sangiovanni-Vincentelli, LSAT - An algorithm for the synthesis of two level threshold gate networks, in Proc. Int. Conf. Computer-Aided Design, Nov. 1991, pp. 130–133.
E. M. Sentovich et al. Sequential circuit design using synthesis and optimization, in Proc. Int. Conf. Computer Design, Oct. 1992, pp. 328–333.
M. Berkelaar, Linear programming solver. http://www.cs.sunysb.edu/?algorith/implement/lpsolve/implement.shtml
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2008 Springer
About this chapter
Cite this chapter
Zhang, R., Gupta, P., Zhong, L., Jha, N. (2008). Synthesis and Optimization of Threshold Logic Networks with Application to Nanotechnologies. In: Lauwereins, R., Madsen, J. (eds) Design, Automation, and Test in Europe. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-6488-3_24
Download citation
DOI: https://doi.org/10.1007/978-1-4020-6488-3_24
Publisher Name: Springer, Dordrecht
Print ISBN: 978-1-4020-6487-6
Online ISBN: 978-1-4020-6488-3
eBook Packages: EngineeringEngineering (R0)