Abstract
To fully exploit the benefit of variable voltage processors, voltage schedules must be designed in the context of work load requirement. In this paper, we present an approach to finding the least-energy voltage schedule for executing real-time jobs on such a processor according to a fixed priority, preemptive policy. The significance of our approach is that the theoretical limit in terms of energy saving for such systems is established, which can thus serve as the standard to evaluate the performance of various heuristic approaches. Two algorithms for deriving the optimal voltage schedule are provided. The first one explores fundamental properties of voltage schedules while the second one builds on the first one to further reduce the computational cost. Experimental results are shown to compare the results of this paper with previous ones.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
L. Benini, A. Bogliolo, G. Paleologo, and G. Micheli. Policy optimization for dynamic power management. IEEE Trans. CAD and Sys., 18(6):813–833, June 1999.
L. Benini, A. Bogliolo, and G. Micheli. A survey of design techniques for system-level dynamic power management. IEEE Trans. VLSI Sys., 8(3):299–316, June 2000.
T. D. Burd and R. W. Brodersen. Design issues for dynamic voltage scaling. ISLPED, pp. 9–14, 2000.
I. Hong, M. Potkonjak, and M. B. Srivastava. On-line scheduling of hard real-time tasks on variable voltage processor. Proceedings of ICCAD, pp. 653–656, 1998.
I. Hong, G. Qu, M. Potkonjak, and M. B. Srivastava. Synthesis techniques for low-power hard real-time systems on variable voltage processors. Proceedings of RTSS, pp. 178–187, 1998.
T. Ishihara and H. Yasuura. Voltage scheduling problem for dynamically variable voltage processors. ISLPED, pp. 202, August 1998.
J. Liu. Real-Time Systems. Prentice Hall, NJ, 2000.
Y. Lu, E. Chung, T. S˘ imunic´, L. Benini, and G.D. Micheli. Quantitative comparison of power management algorithms. DATE, pp. 20–26, 2000.
G. Micheli and L. Benini. System-level low power optimization: Techniques and tools. Trans. Design Auto. of Electr. Sys., 5(2), April 2000.
M.Pedram. Power minimization in ic design: principles and applications. ACM Trans. Design Auto. of Electr. Sys., 1(1):3–56, January 1996.
Q. Qiu, Q. Wu, and M.Pedram. Dynamic power management of complex system using generalized stochastic petrinets. DAC, pp. 352–356, 2000.
G. Quan. System level design techniques for real-time embedded systems. PhD thesis, Department of CSE, University of Notre Dame, Notre Dame, IN, 2001.
G. Quan and X. S. Hu. Energy efficient fixed-priority scheduling for real-time systems on voltage variable processors. DAC, pp. 828–833, 2001.
J. Rabaey and M. Pedram. Low Power Design Methodologies. Kluwer, 1996.
D. Ramanathan and R. Gupta. System level online power management algorithms. DATE, pp. 606–611, 2000.
Y. Shin and K. Choi. Power conscious fixed priority scheduling for hard real-time systems. DAC, pp. 134–139, 1999.
M. Srivastava, A. Chandrakasan, and R. Brodersen. Predictive system shutdown and other architectural techniques for energy efficient programmable computation. IEEE Trans. VLSI Sys., 4:42–55, March 1996.
T. Tia, J. Liu, J. Sun, and R. Ha. A linear-time optimal acceptance test for scheduling of hard real-time tasks. Technical report, Department of Computer Science, University of Illinois at Urbana-Champaign, Urbana-Champaign, IL, 1994.
F. Yao, A. Demers, and S. Shenker. A scheduling model for reduced cpu energy. IEEE Annual Foundations of Comp. Sci., pp. 374–382, 1995.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2008 Springer
About this chapter
Cite this chapter
Quan, G., Hu, X., Quan, G., Hu, X. (2008). Minimum Energy Fixed-Priority Scheduling for Variable Voltage Processors. In: Lauwereins, R., Madsen, J. (eds) Design, Automation, and Test in Europe. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-6488-3_23
Download citation
DOI: https://doi.org/10.1007/978-1-4020-6488-3_23
Publisher Name: Springer, Dordrecht
Print ISBN: 978-1-4020-6487-6
Online ISBN: 978-1-4020-6488-3
eBook Packages: EngineeringEngineering (R0)