Skip to main content
SpringerLink
Log in

Transceiver Architecture Selection – Review, State-Of-The-Art Survey And Case Study

  • Chapter
Analog-Baseband Architectures And Circuits For Multistandard And Lowvoltage Wireless Transceivers

Part of the book series: Analog Circuits and Signal Processing ((ACSP))

Realizing multistandard transceivers with maximum hardware reuse amongst the given standards is of great importance to minimize the manufacturing cost of emerging multiservice wireless terminals. A well-defined architecture in conjunction with a reconfigurable building-block synthesis is essential to formulate such kind of tunable transceiver under a wide range of specifications. In this chapter, we present both fundamental and state-of-theart techniques that help selecting transceiver architecture for single-/multistandard design. It starts off by reviewing the basic schemes and examining their suitability for use in modern wireless communication systems (GSM, WCDMA, IEEE 802.11, Bluetooth, ZigBee and Ultra Wideband).

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
eBook
USD 16.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. T. Lee, The Design of CMOS Radio Frequency Integrated Circuits, Cambridge University Press, 1998.

    Google Scholar 

  2. R. Hartley, “Modulation System,” U.S. Patent 1,666,206, Apr. 1928.

    Google Scholar 

  3. D. Weaver, “A Third Method of Generation and Detection of Single Sideband Signals,” in Proc. IRE, vol. 44, no. 12, pp. 1703-1705, 1956.

    Article  Google Scholar 

  4. B. Razavi, RF Microelectronics, Prentice-Hall, 1998.

    Google Scholar 

  5. J. Crols and M. Steyaert, CMOS Wireless Transceiver Design, Kluwer Academic Publishers, 1997.

    Google Scholar 

  6. Digital Cellular Telecommunications System (Phase 2); Radio Transmission and Reception, GSM Standard 05, 1999.

    Google Scholar 

  7. “UE Radio Transmission and Reception,” Third Generation Partnership Project (3GPP), Doc. No. 25.101-V5.5.0.

    Google Scholar 

  8. Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications, ANSI/IEEE Standard 802.11. [2.1.online] Available: http://standards. ieee.org/getieee802/802.11html

  9. “Broadband Radio Access Network (BRAN); HiperLAN type 2; Physical (PHY) Layer,” ETSI, Sophia Antipolis Cedex, France, TS 101 475, ver.1.3.1, 2001.

    Google Scholar 

  10. Bluetooth™ v1.1 Foundation Specifications and WPAN High Rate Alternative PHY Task Group 1, IEEE 802.15.1. [online] Available: http://www.ieee802.org/15/pub/ TG1.html

  11. HomeRF 2.01 Specification [online] Available: http://www.palowireless.com/ homerf/docs/HomeRF-2.01-us.zip

  12. WPAN High Rate Alternative PHY Task Group 4, IEEE 802.15.4. [online] Available: http://www.ieee802.org/15/pub/TG4.html

  13. WPAN High Rate Alternative PHY Task Group 3a, IEEE 802.15.3a. [online] Available: http://www.ieee802.org/15/pub/TG3a.html

  14. J. Ryynänen, K. Kivekäs, J. Jussila, L. Sumanen, A. Pärssinen and K. Halonen, “A Single-chip Multimode Receiver for GSM900, DCS1800, PCS1900, and WCDMA,” IEEE Journal of Solid-State Circuits (JSSC), vol. 38, no. 4, pp. 594-602, Apr. 2003.

    Article  Google Scholar 

  15. I. Ahmed and D. Johns, “A 50MS/s (35mW) to 1kS/s (15µW) Power Scaleable 10b Pipelined ADC with Minimal Bias Current Variation,” IEEE International SolidState Circuits Conference (ISSCC), Digest of Technical Papers, pp. 280-281, Feb. 2005.

    Google Scholar 

  16. B. Xia, A. Valdes-Garcia and E. Sánchez-Sinencio, “A Configurable Time- Interleaved Pipeline ADC for Multi-Standard Wireless Receivers,” in Proc. European Solid-State Circuits Conference (ESSCIRC), pp. 259-262, Sept. 2004.

    Google Scholar 

  17. P.-I. Mak, S.-P. U and R. P. Martins, “Transceiver Architectural Selection: Review, State-of-the-Art Survey and Case Study,” IEEE Circuits and Systems Magazine, 2nd Issue, pp. 6-25, 2007.

    Google Scholar 

  18. K. Irie, et al., “A 2.7V GSM Transceiver IC,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 302-303, Feb. 1997. [SH]

    Google Scholar 

  19. M. Steyaert, et al., “A Single-Chip CMOS Transceiver for DCS-1800 Wireless Communications,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 48-49, Feb. 1998. [LIF/DU]

    Google Scholar 

  20. T. Yamawaki, et al., “A Dual-band Transceiver for GSM and DCS1800 Applications,” in Proc. European Solid-State Circuits Conference (ESSCIRC), pp. 84-87, Sept. 1998. [SH/PLL]

    Google Scholar 

  21. P. Orsatti, et al., “A 20 mA-Receive 55 mA-Transmit GSM Transceiver in 0.25 μm CMOS,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 232-233, Feb. 1999. [SH]

    Google Scholar 

  22. M. Steyaert, et al., “A 2 V CMOS Cellular Transceiver Front-End,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 142-143, Feb. 2000. [LIF/DU]

    Google Scholar 

  23. S. Tanaka, et al., “GSM/DCS1800 Dual Band Direct-Conversion Transceiver IC with a DC Offset Calibration System,” in Proc. European Solid-State Circuits Conference (ESSCIRC), pp. 494-497, Sept. 2001. [ZIF/DU]

    Google Scholar 

  24. S. Dow, et al., “A Dual-Band Direct-Conversion/VLIF Transceiver for 50GSM/GSM/DCS/PCS,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 230-231, Feb. 2002. [ZIF/LIF/DU]

    Google Scholar 

  25. A. Molnar, et al., “A Single-Chip Quad-Band (850/900/1800/1900MHz) DirectConversion GSM/GPRS RF Transceiver with Integrated VCOs and Fractional-N Synthesizer,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 232-233, Feb. 2002. [ZIF/DU]

    Google Scholar 

  26. S. Cipriani, et al., “Fully Integrated Zero IF Transceiver for GPRS/GSM/DCS/PCS Application,” in Proc. European Solid-State Circuits Conference (ESSCIRC), pp. 439-442, Sept. 2002. [ZIF/DU]

    Google Scholar 

  27. E. Duvivier, et al., “A Fully Integrated Zero-IF Transceiver for GSM-GPRS Quad Band Application,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 274-275, Feb. 2003. [ZIF/DU]

    Google Scholar 

  28. E. Götz, et al., “A Quad-Band Low-Power Single-Chip Direct-Conversion CMOS Transceiver with ΣΔ-modulation loop for GSM,” in Proc. European Solid-State Circuits Conference (ESSCIRC), pp. 217-220, Sept. 2003. [ZIF/DU]

    Google Scholar 

  29. J. Rudell, et al., “A Single-Chip Quad-Band GSM/GPRS Transceiver in 0.18μm Standard CMOS,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 318-319, Feb. 2005. [ZIF/PLL]

    Google Scholar 

  30. R. Magoon, et al., “A 900MHz/1.9GHz Integrated Transceiver and Synthesizer IC for GSM,” in Proc. European Solid-State Circuits Conference (ESSCIRC), pp. 53-56, Sept. 2000. [SH]

    Google Scholar 

  31. S. Tadjpour, E. Cijvat, E. Hegazi and A. Abidi, “A 900MHz Dual Conversion LowIF GSM Receiver in 0.35 µm CMOS,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 292-293, Feb. 2001. [LIF]

    Google Scholar 

  32. B. Razavi, et al., “A 900-MHz CMOS Direct Conversion Receiver,” IEEE Symposium on VLSI Circuits (VLSI), Digest of Technical Papers, pp. 113-114, June 1997. [ZIF]

    Google Scholar 

  33. B. Razavi, et al., “A 900-MHz/1.8-GHz CMOS Transmitter for Dual-band Applications,” IEEE Symposium on VLSI Circuits (VLSI), Digest of Technical Papers, pp. 128-131, June 1998. [2SU]

    Google Scholar 

  34. M. Borremans and M. Steyaert, “A CMOS 2V Quadrature Direct Up-Converter Chip for DCS-1800 Integration,” in Proc. European Solid-State Circuits Conference (ESSCIRC), pp. 49-52, Sept. 2000. [DU]

    Google Scholar 

  35. E. Hegazi and A. A. Abidi, “A 17mW Transmitter and Frequency Synthesizer for 900MHz GSM Fully Integrated in 0.35-µm CMOS,” IEEE Symposium on VLSI Circuits (VLSI), Digest of Technical Papers, pp. 234-237, June 2002. [PLL]

    Google Scholar 

  36. T. Sowlati, et al., “Quad-Band GSM/GPRS/EDGE Polar Loop Transmitter,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 186-187, Feb. 2004. [POLAR]

    Google Scholar 

  37. S. T. Lee, et al., “A 1.5V 28mA Fully-Integrated Fast-Locking Quad-Band GSMGPRS Transmitter with Digital Auto-Calibration in 130nm CMOS,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 188-189, Feb. 2004. [PLL]

    Google Scholar 

  38. [2.2.21] M. Elliott, et al., “A Polar Modulator Transmitter for EDGE,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 190-191, Feb. 2004. [POLAR]

    Google Scholar 

  39. [2.2.22] A. Hadjichristos, et al., “A highly Integrated Quad Band Low EVM Polar Modulation Transmitter for GSM/EDGE Applications,” in Proc. IEEE Custom Integrated-Circuit Conference (CICC), pp. 565-568, Oct. 2004. [POLAR] WCDMA - Transceiver

    Google Scholar 

  40. [2.2.23] T. Maruyama, et al., “Single-Chip IF Transceiver IC with Wide Dynamic Range Variable Gain Amplifiers for Wideband CDMA Applications,” IEEE Symposium on VLSI Circuits (VLSI), Digest of Technical Papers, pp. 11-14, June 2001. [SH]

    Google Scholar 

  41. [2.2.24] B. Pellat, et al., “Fully-Integrated WCDMA SiGeC BiCMOS Transceiver,” in Proc. European Solid-State Circuits Conference (ESSCIRC), pp. 519-522, Sept. 2005. [ZIF/DUAL] WCDMA - Receiver

    Google Scholar 

  42. [2.2.25] A. Pärssinen, et al., “A Wide-Band Direct Conversion Receiver for WCDMA Applications,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 220-221, Feb. 1999. [ZIF]

    Google Scholar 

  43. [2.2.26] A. Pärssinen, et al., “A Wide-Band Direct Conversion Receiver with On-Chip A/D Converters,” IEEE Symposium on VLSI Circuits (VLSI), Digest of Technical Papers, pp. 32-33, June 2000. [ZIF]

    Google Scholar 

  44. [2.2.27] D. Yee, et al., “A 2-GHz Low-Power Single-Chip CMOS Receiver for WCDMA Applications,” in Proc. European Solid-State Circuits Conference (ESSCIRC), pp. 57-60, Sept. 2000. [ZIF]

    Google Scholar 

  45. [2.2.28] J. Jussila, et al., “A 22mA 3.7dB NF Direct Conversion Receiver for 3G WCDMA,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 284-285, Feb. 2001. [ZIF]

    Google Scholar 

  46. [2.2.29] M. Ugajin, J. Kodate and T. Tsukahara, “A 1V 12mW 2GHz Receiver with 49dB Image Rejection in CMOS/SIMOX,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 288-289, Feb. 2001. [LIF]

    Google Scholar 

  47. [2.2.30] L. Der and B. Razavi, “A 2GHz CMOS Image-Reject Receiver with Sign-Sign LMS Calibration,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 294-295, Feb. 2001. [2.WEAVER]

    Google Scholar 

  48. [2.2.31] R. Gharpurey, et al., “A Direct Conversion Receiver for the 3G WCDMA Standard,” in Proc. IEEE Custom Integrated-Circuit Conference (CICC), pp. 239-242, May 2002. [ZIF]

    Google Scholar 

  49. [2.2.32] J. Rogin, I. Kouchev and Q. Huang, “A 1.5V 45mW Direct Conversion WCDMA Receiver IC in 0.13µm CMOS,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 268-269, Feb. 2003. [ZIF]

    Google Scholar 

  50. [2.2.33] E. Sacchi, et al., “A 15 mW, 70 kHz 1/f Corner Direct Conversion CMOS Receiver,” in Proc. IEEE Custom Integrated-Circuit Conference (CICC), pp. 459- 462, Sept. 2003. [2.WCDMA] [ZIF]

    Google Scholar 

  51. [2.2.34] J. Ryynanen, et al., “WCDMA Multicarrier Receiver for Base-Station Applications,” in Proc. European Solid-State Circuits Conference (ESSCIRC), pp. 515-518, Sept. 2005. [LIF] WCDMA - Transmitter

    Google Scholar 

  52. [2.2.35] A. Bellaouar, et al., “A Highly-Integrated SiGe BiCMOS WCDMA Transmitter IC,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 238-239, Feb. 2002. [SH]

    Google Scholar 

  53. [2.2.36] G. Brenna, D. Tschopp and Q. Huang, “Carrier Leakage Suppression in DirectConversion WCDMA Transmitters,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 270-271, Feb. 2003. [DU]

    Google Scholar 

  54. [2.2.37] V. Leung, et al., “Digital-IF WCDMA Handset Transmitter IC in 0.25μm SiGe BiCMOS,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 182-183, Feb. 2004. [2SU]

    Google Scholar 

  55. [2.2.38] H. Darabi, et al., “A Fully Integrated SoC for 802.11b in 0.18μm CMOS,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 96-97, Feb. 2005. [ZIF/DU]

    Google Scholar 

  56. [2.2.39] P. Stroet, et al., “A Zero-IF Single-Chip Transceiver for up to 22 Mb/s QPSK 802.11b Wireless LAN,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 204-205, Feb. 2001. [ZIF/DU]

    Google Scholar 

  57. [2.2.40] G. Chien, et al., “A 2.4GHz CMOS Transceiver and Baseband Processor Chipset for 802.11b Wireless LAN Application,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 358-359, Feb. 2003. [SH]

    Google Scholar 

  58. [2.2.41] W. Kluge, et al., “A 2.4GHz CMOS Transceiver for 802.11b Wireless LANs,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 360-361, Feb. 2003. [ZIF/DU]

    Google Scholar 

  59. [2.2.42] F. Behbahani, et al., “An Adaptive 2.4 GHz Low-IF Receiver in 0.6-μm CMOS for Wideband Wireless LAN,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 146-147, Feb. 2000. [LIF]

    Google Scholar 

  60. [2.2.43] J. Plouchart, H. Ainspan and M. Soyuer, “A 5.2 GHz 3.3V I/Q SiGe RF Transceiver,” in Proc. IEEE Custom Integrated-Circuit Conference (CICC), pp. 217-220, May 1999. [2.HIF]

    Google Scholar 

  61. [2.2.44] T.-P. Liu, et al., “5 GHz CMOS Radio Transceiver Front-End Chipset,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 320-321, Feb. 2000. [ZIF/DU]

    Google Scholar 

  62. [2.2.45] D. Su, et al., “A 5GHz CMOS Transceiver for IEEE 802.11a Wireless LAN,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 92-93, Feb. 2002. [DUAL]

    Google Scholar 

  63. [2.2.46] T. Schwanenberger, M. Ipek, S. Roth and H. Schemmann, “A Multistandard Single- Chip Transceiver Covering 5.15 to 5.85GHz,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 350-351, Feb. 2003. [SH]

    Google Scholar 

  64. [2.2.47] I. Bouras, et al., “A Digitally Calibrated 5.15 - 5.825GHz Transceiver for 802.11a Wireless LANs in 0.18µm CMOS,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 352-353, Feb. 2003. [ZIF/DU]

    Google Scholar 

  65. [2.2.48] P. Zhang, et al., “A Direct Conversion CMOS Transceiver for IEEE 802.11a WLANs,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 354-355, Feb. 2003. [ZIF/DU]

    Google Scholar 

  66. [2.2.49] A. Behzad, et al., “Direct-Conversion CMOS Transceiver with Automatic Frequency Control for 802.11a Wireless LANs,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 356-357, Feb. 2003. [ZIF/DU]

    Google Scholar 

  67. [2.2.50] T. Maeda, et al., “A Direct-Conversion CMOS Transceiver for 4.9-5.95 GHz Multistandard WLANs,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 90-91, Feb. 2004. [ZIF/DU]

    Google Scholar 

  68. [2.2.51] J. Maligeorgos and J. Long, “A 2 V 5.1-5.8 GHz Image-Reject Receiver with Wide Dynamic Range,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 322-323, Feb. 2000. [2.HIF]

    Google Scholar 

  69. [2.2.52] B. Razavi, et al., “A 5.2-GHz CMOS Receiver with 62-dB Image Rejection,” IEEE Symposium on VLSI Circuits (VLSI), Digest of Technical Papers, pp. 34-37, June 2000. [DUAL]

    Google Scholar 

  70. [2.2.53] H. Samavati, H. Rategh and T. Lee, “A Fully Integrated 5GHz CMOS Wireless LAN Receiver,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 208-209, Feb. 2001. [DUAL]

    Google Scholar 

  71. [2.2.54] C.-Y. Wu and C.-Y. Chou, “A 5-GHz CMOS Double-Quadrature Receiver for IEEE 802.11a Applications,” IEEE Symposium on VLSI Circuits (VLSI), Digest of Technical Papers, pp. 149-152, June 2003. [LIF]

    Google Scholar 

  72. [2.2.55] G. Montagna, et al., “A 72mW CMOS 802.11a Direct Conversion Receiver with 3.5dB NF and 200kHz 1/f Noise Corner,” IEEE Symposium on VLSI Circuits (VLSI), Digest of Technical Papers, pp. 16-19, June 2004. [ZIF]

    Google Scholar 

  73. [2.2.56] S. Mehta, et al., “An 802.11g WLAN SoC,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 94-95, Feb. 2005. [ZIF/DU]

    Google Scholar 

  74. [2.2.57] Y. Hsieh, et al., “An Auto-I/Q Calibrated CMOS Transceiver for 802.11g,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 92-93, Feb. 2005. [ZIF/DU]

    Google Scholar 

  75. [2.2.58] F. Eynde, et al., “A Fully-Integrated Single-Chip SOC for Bluetooth,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 196-197, Feb. 2001. [LIF/DU]

    Google Scholar 

  76. [2.2.59] J. Cheah, et al., “Design of a Low-Cost Integrated 0.25 μm CMOS Bluetooth SOC in 16.5 mm2 Silicon Area,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 90-91, Feb. 2002. [LIF/PLL]

    Google Scholar 

  77. [2.2.60] A. Ajjikuttira, et al., “A Fully-Integrated CMOS RFIC for Bluetooth Applications,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 198-199, Feb. 2001. [LIF/DU]

    Google Scholar 

  78. [2.2.61] H. Darabi, et al., “A 2.4 GHz CMOS Transceiver for Bluetooth,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 200-201, Feb. 2001. [LIF/DU]

    Google Scholar 

  79. [2.2.62] H. Komurasaki, et al., “A Single-Chip 2.4 GHz RF Transceiver LSI with a Wide- Range FV Conversion Demodulator,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 206-207, Feb. 2001. [LIF/PLL]

    Google Scholar 

  80. [2.2.63] N. Filiol, et al., “A 22 mW Bluetooth RF Transceiver with Direct RF Modulation and On-Chip IF Filtering,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 202-203, Feb. 2001. [LIF/PLL]

    Google Scholar 

  81. [2.2.64] S.-W. Lee, et al., “A Single-Chip 2.4GHz Direct-Conversion CMOS Transceiver with GFSK Modem for Bluetooth Application,” IEEE Symposium on VLSI Circuits (VLSI), Digest of Technical Papers, pp. 245-246, June 2001. [ZIF/DU]

    Google Scholar 

  82. [2.2.65] P. van Zeijl, et al., “A Bluetooth Radio in 0.18 μm CMOS,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 86-87, Feb. 2002. [LIF/DU]

    Google Scholar 

  83. [2.2.66] G. Chang, et al., “A Direct-Conversion Single-Chip Radio-Modem for Bluetooth,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 88-89, Feb. 2002. [ZIF/DU]

    Google Scholar 

  84. [2.2.67] M. Kokuko, et al., “A 2.4 GHz RF Transceiver with Digital Channel-Selection Filter for Bluetooth,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 93-94, Feb. 2002. [LIF/PLL]

    Google Scholar 

  85. [2.2.68] H. Komurasaki, et al., “A 1.8-V Operation RFCMOS Transceiver for Bluetooth,” IEEE Symposium on VLSI Circuits (VLSI), Digest of Technical Papers, pp. 230-233, June 2002. [LIF/PLL]

    Google Scholar 

  86. [2.2.69] C. Cojocaru, et al., “A 43mW Bluetooth Transceiver with -91dBm Sensitivity,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 90-91, Feb. 2003. [LIF/PLL]

    Google Scholar 

  87. [2.2.70] H. Ishikuro, et al., “A Single-Chip CMOS Bluetooth Transceiver with 1.5MHz IF and Direct Modulation Transmitter,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 94-95, Feb. 2003. [LIF/PLL]

    Google Scholar 

  88. [2.2.71] C.-H. Park, et al., “A Low Power CMOS Bluetooth Transceiver with a Digital Offset Canceling DLL-Based GFSK Demodulator,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 96-97, Feb. 2003. [LIF/DU]

    Google Scholar 

  89. [2.2.72] M. Ugajin, et al., “A 1-V CMOS/SOI Bluetooth RF Transceiver for Compact Mobile Applications,” IEEE Symposium on VLSI Circuits (VLSI), Digest of Technical Papers, pp. 123-126, June 2003. [SH/PLL]

    Google Scholar 

  90. [2.2.73] M. Chen, et al., “A CMOS Bluetooth Radio Transceiver using a Sliding-IF Architecture,” in Proc. IEEE Custom Integrated-Circuit Conference (CICC), pp. 455-458, Sept. 2003. [DUAL]

    Google Scholar 

  91. [2.2.74] B. Razavi, et al., “A 900-MHz CMOS Direct Conversion Receiver,” IEEE Symposium on VLSI Circuits (VLSI), Digest of Technical Papers, pp. 113-114, June 1997. [ZIF]

    Google Scholar 

  92. [2.2.75] W. Sheng, et al., “A Monolithic CMOS Low-IF Bluetooth Receiver,” in Proc. IEEE Custom Integrated-Circuit Conference (CICC), pp. 247-250, May 2002. [LIF]

    Google Scholar 

  93. [2.2.76] K. Muhammad, et al., “A Discrete-Time Bluetooth Receiver in a 0.13μm Digital CMOS Process,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 268-269, Feb. 2004. [LIF]

    Google Scholar 

  94. [2.2.77] D. Miyashita, et al., “A Low-IF CMOS Single-Chip Bluetooth EDR Transmitter with Digital I/Q Mismatch Trimming Circuit,” IEEE Symposium on VLSI Circuits (VLSI), Digest of Technical Papers, pp. 299-301, June 2005. [2SU]

    Google Scholar 

  95. [2.2.78] P. Choi, et al., “An Experimental Coin-Sized Radio for Extremely Low Power WPAN (IEEE802.15.4) Application at 2.4GHz,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 92-93, Feb. 2003. [LIF/DU]

    Google Scholar 

  96. [2.2.79] S. Lida, et al., “A 3.1 to 5GHz CMOS DSSS UWB Transceiver for WPANs,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 214-215, Feb. 2005. [ZIF/DU]

    Google Scholar 

  97. [2.2.80] B. Razavi, et al., “A 0.13μm CMOS UWB Transceiver,” IEEE International SolidState Circuits Conference (ISSCC), Digest of Technical Papers, pp. 216-217, Feb. 2005. [ZIF/DU]

    Google Scholar 

  98. [2.2.81] A. Ismail and A. Abidi, “An Interference Robust Receive Chain for UWB Radio in SiGe BiCMOS,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 200-201, Feb. 2005. [ZIF]

    Google Scholar 

  99. [2.2.82] A. Ismail and A. Abidi, “A 3.1 to 8.2 GHz Direct Conversion Receiver for MBOFDM UWB Communications,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 208-209, Feb. 2005. [ZIF]

    Google Scholar 

  100. [2.2.83] S. Aggarwal, et al., “A Low Power Implementation for the Transmit Path of a UWB Transceiver,” in Proc. IEEE Custom Integrated-Circuit Conference (CICC), pp. 149-152, Sept. 2005. [DU]

    Google Scholar 

  101. [2.2.84] V. Aparin, et al., “A Highly-Integrated Tri-Band/Quad-Mode SiGe BiCMOS RF-toBaseband Receiver for Wireless CDMA/WCDMA/AMPS Applications with GPS Capability,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 234-235, Feb. 2002. [SH]

    Google Scholar 

  102. [2.2.85] K. Gard, et al., “Direct Conversion Dual-Band SiGe BiCMOS Transmitter and Receive PLL IC for CDMA/WCDMA/AMPS/GPS Applications,” IEEE international Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 272-273, Feb. 2003. [DU]

    Google Scholar 

  103. [2.2.86] H. Darabi, et al., “A Dual Mode 802.11b/Bluetooth Radio in 0.35μm CMOS,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 86-87, Feb. 2003. [ZIF/LIF/DU]

    Google Scholar 

  104. [2.2.87] T. Cho, et al., “A 2.4GHz Dual-Mode 0.18μm CMOS Transceiver for Bluetooth and 802.11b,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 88-89, Feb. 2003. [ZIF/LIF/DU]

    Google Scholar 

  105. [2.2.88] Y.-J. Jung, et al., “A Dual-Mode Direct-Conversion CMOS Transceiver for Bluetooth and 802.11b,” in Proc. European Solid-State Circuits Conference (ESSCIRC), pp. 225-228, Sept. 2003. [ZIF/DU]

    Google Scholar 

  106. [2.2.89] A. Emira, et al., “A Dual-Mode 802.11b/Bluetooth Receiver in 0.25μm BiCMOS,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 270-271, Feb. 2004. [ZIF]

    Google Scholar 

  107. [2.2.90] R. Ahola, et al., “A Single-Chip CMOS Transceiver for 802.11a/b/g Wireless LANs,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 92-93, Feb. 2004. [ZIF/DU]

    Google Scholar 

  108. [2.2.91] L. Perraud, et al., “A Dual-Band 802.11a/b/g Radio in 0.18-μm CMOS,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 94-95, Feb. 2004. [DUAL]

    Google Scholar 

  109. [2.2.92] M. Zargari, et al., “A Single-Chip Dual-Band Tri-Mode CMOS Transceiver for IEEE 802.11a/b/g WLAN, IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 96-97, Feb. 2004. [DUAL]

    Google Scholar 

  110. [2.2.93] Z. Xu, et al., “A Compact Dual-Band Direct-Conversion CMOS Transceiver for 802.11a/b/g WLAN, IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 98-99, Feb. 2005. [ZIF/DU]

    Google Scholar 

  111. [2.2.94] T. Maeda, et al., “A Low-Power Dual-Band Triple-Mode WLAN CMOS Transceiver,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 100-101, Feb. 2005. [ZIF/DU]

    Google Scholar 

  112. [2.2.95] A. Ravi, et al., “A 1.4V, 2.4/5 GHz, 90nm CMOS System in a Package Transceiver for Next Generation WLAN,” IEEE Symposium on VLSI Circuits (VLSI), Digest of Technical Papers, pp. 294-297, June 2005. [ZIF/DU]

    Google Scholar 

  113. [2.2.96] N. Haralabidis, et al., “A Cost-Efficient 0.18µm CMOS RF Transceiver using a Fractional-N Synthesizer for 802.11b/g Wireless LAN Applications,” in Proc. IEEE Custom Integrated-Circuit Conference (CICC), pp. 405-408, Oct. 2004. [ZIF/DU]

    Google Scholar 

  114. [2.2.97] P. Zhang, et al., “A CMOS Direct-Conversion Transceiver for IEEE 802.11a/b/g WLANs,” in Proc. IEEE Custom Integrated-Circuit Conference (CICC), pp. 409- 412, Oct. 2004. [ZIF/DU]

    Google Scholar 

  115. [2.2.98] K. Vavelidis, et al., “A Single-Chip, 5.15GHz-5.35GHz, 2.4GHz-2.5GHz, 0.18µm CMOS RF Transceiver for 802.11a/b/g Wireless LAN,” in Proc. European SolidState Circuits Conference (ESSCIRC), pp. 221-224, Sept. 2003. [ZIF/DU]

    Google Scholar 

  116. [2.2.99] T. Rühlicke, M. Zannoth and B. Klepser, “A Highly Integrated, Dual-Band, MultiMode Wireless LAN Transceiver,” in Proc. European Solid-State Circuits Conference (ESSCIRC), pp. 229-232, Sept. 2003. [ZIF/LIF/2SU/DU]

    Google Scholar 

  117. [2.2.100]J. Rogers, et al., “A Fully Integrated Multi-Band MIMO WLAN Transceiver RFIC,” IEEE Symposium on VLSI Circuits (VLSI), Digest of Technical Papers, pp. 290-293, June 2005. [DUAL]

    Google Scholar 

  118. [2.2.101]O. Charlon, et al., “A Low-Power High-Performance SiGe BiCMOS 802.11a/b/g Transceiver IC for Cellular and Bluetooth Co-Existence Applications,” in Proc. European Solid-State Circuits Conference (ESSCIRC), pp. 129-132, Sept. 2005. [ZIF/DU]

    Google Scholar 

Download references

Rights and permissions

Reprints and permissions

Copyright information

© 2007 Springer

About this chapter

Cite this chapter

(2007). Transceiver Architecture Selection – Review, State-Of-The-Art Survey And Case Study. In: Analog-Baseband Architectures And Circuits For Multistandard And Lowvoltage Wireless Transceivers. Analog Circuits and Signal Processing. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-6433-3_2

Download citation

  • DOI: https://doi.org/10.1007/978-1-4020-6433-3_2

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-1-4020-6432-6

  • Online ISBN: 978-1-4020-6433-3

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation