Scaling of MOSFET physical dimensions is approaching the nanoscale regime, which causes increase of short-channel effects such that the electrical performance of classical MOSFET structure is becoming seriously degraded. The limits of silicon scaling have been the major challenge for technologists for the past years. With the 90 nm generation in production and despite many roadblocks, the latest International Roadmap for Semiconductors 2005 expects that CMOS can be scaled down to 16 nm, by introducing new transistor architectures and materials. In this paper, we propose fabrication of a non-classical device architecture namely the “Quadruple-Gate MOSFET” which is based on definition of narrow, suspended silicon fins defined by electron-beam lithography into the topsilicon film of a Silicon-on-Insulator (SOI) wafer.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2007 Springer
About this paper
Cite this paper
Passi, V. et al. (2007). Suspended Silicon-On-Insulator Nanowires for the Fabrication of Quadruple Gate MOSFETs. In: Hall, S., Nazarov, A.N., Lysenko, V.S. (eds) Nanoscaled Semiconductor-on-Insulator Structures and Devices. NATO Science for Peace and Security Series B: Physics and Biophysics. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-6380-0_6
Download citation
DOI: https://doi.org/10.1007/978-1-4020-6380-0_6
Publisher Name: Springer, Dordrecht
Print ISBN: 978-1-4020-6378-7
Online ISBN: 978-1-4020-6380-0
eBook Packages: Chemistry and Materials ScienceChemistry and Material Science (R0)