Skip to main content

Heterogeneous Systems Validation Based on Execution Models

  • Chapter
  • 413 Accesses

Currently, the validation stage represents a bottleneck for the design flow of heterogeneous systems. This stage requires most of the design time (70–80%) [Kea99] and this is mainly because the different components of an embedded system are heterogeneous. This characteristic of current embedded systems makes very difficult the definition and implementation of global execution models enabling the global validation. These models are very complex: they guarantee the execution of different components, the interpretation of interconnections between different components and they are in charge of adaptations between different execution models and/or communication protocols. Consequently, the development of these models is a time consuming task; moreover, often it represents a source of errors during the design flow. In this context, the automatic generation of global execution models for global validation purposes becomes mandatory.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. T. W. Albercht, J. Notbauer, S. Rohringer, “Hw/Sw CoVerification Performance Estimation & Benchmark for a 224 Embedded RISC Core Design”, Proc. Design Automation Conf., pp. 801-811, June 1998.

    Google Scholar 

  2. G. R. Andrewus, “Concurrent Programming, Principles and Practice”, Benjamin and Cummings (eds), Redwood City, CA, pp. 484-494,1991

    Google Scholar 

  3. J. P. Calvez, D. Heller, O. Pasquier, “Uninterpreted Co-Simulation for Performance Evaluation of Hw/Sw Systems”, Proc. CODES/ CASHE’96, Pittsburgh, Pennsylvania, USA, 18-20 mars, 1996 pp. 132-139.

    Google Scholar 

  4. P. H. Chou, R. B. Ortega, G. Boriello, “The Chinook Hardware/ Software Co-Synthesis System”, Proc. International Symposium on System Synthesis, 1995

    Google Scholar 

  5. Cosimate overview, available at http://www.tni-world.com/cosimate.asp

  6. P. Coste, F. Hessel, Ph. LeMarrec, et al. “Multilanguage Design of Heterogeneous Systems”, Proc. International Workshop on Hardware-Software Codesign, May 1999.

    Google Scholar 

  7. Coware. Inc., “N2C” available at http://www.coware.com/cowareN2C.html/.

  8. S. Edwards, L. Lavagno, E. A. Lee, A. Sangiovanni-Vincentelli, “Design of Embedded Systems: Formal Models, Validation, and Synthesis”, Proc. IEEE, Vol. 85, No. 3, March 1997.

    Google Scholar 

  9. J. Eker, C. Fong, Jorn W. Janneck, J. Liu, “Design and Simulation of Heterogeneous Control Systems using Ptolemy II,” Proc. IFAC Conference on New Technologies for Computer Control (NTCC’01), Hong Kong, China, November 2001.

    Google Scholar 

  10. Frey, P. et al., “Verilog-AMS: Mixed-signal simulation and cross domain connect modules”, Proc. Behavioral Modeling and Simulation International Workshop, 2000.

    Google Scholar 

  11. A. Ghosh, M. Bershteyn, et al. “A Hardware-Software Co-Simulator for Embedded Systems Design and Debugging”, Proc. Asia South Pacific Design Automation Conference, 1995.

    Google Scholar 

  12. D. Harel, “Statecharts : A Visual Formalism for Complex Systems”, Science of Computer Programming, 1987, 8, pp. 231-274.

    Article  MATH  MathSciNet  Google Scholar 

  13. Y. H éneault, G. Bois, E. M. Aboulhamid, “A Fast Hardware Co-Specification and Co-Simulation Methodology Integrated in a H/S Co-Design Platform”, Proc. 13th International Conference on Microelectronics, Rabat, Morocco, Oct. 29-31, 2001, pp. 249-252.

    Google Scholar 

  14. C. A. R. Hoare, Communicating Sequential Processes, Prentice-Hall, 1985.

    Google Scholar 

  15. Institute of Electrical and Electronically Engineers, IEEE Standard VHDL Language Reference Manual, 1993, STD 1076-1993. IEEE.

    Google Scholar 

  16. IEEE Standard VHDL Analog and Mixed-Signal Extensions, IEEE Std 1076.1-1999, 23 December 1999.

    Google Scholar 

  17. M. Keating, P. Bricaud, Reuse Methodology Manual, Kluwer Academic, 1999.

    Google Scholar 

  18. O. Pasquier, J. P. Calvez, “An Object-Based Executable Model for Simulation of Real-Time Hw/Sw Systems”, in Proc. Design Automation and Test in Europe (DATE), 1999.

    Google Scholar 

  19. A. Lee, A. Sangiovanni-Vincentelli, “A Denotational Framework for Comparing Models of Computation”, ERL Memorandum UCB/ERL-M97/11, University of California, Berkley, CA 94720, January 1997.

    Google Scholar 

  20. Ph. Lemarrec, “Cosimulation multi-niveux dans un flot de conception multi-language”, Th èse de doctorat, INPG, Tima Labratory, June 2000.

    Google Scholar 

  21. Martin D.E et al., “Integrating multiple parallel simulation engines for mixed-technology parallel simulation”, Simulation Symposium, 2002.

    Google Scholar 

  22. Mathworks. 2000, Matlab, http://www.mathworks.com.

  23. Mentor Graphics, Inc, “Seamless CVE”, available at http://www.metorg.com/semless.

  24. Modelica - A unified object-oriented language for physical systems modeling, specifications report, September 1997, version 1.0, www.modelica.org.

  25. Modelsim, available on line to http://www.model.com.

  26. Philip R. Moorby, Donald E. Thomas, The Verilog Hardware Description Language, May 1998, Hardcover.

    Google Scholar 

  27. Objectime, available on-line at http://www.objectime.on.ca/, 2005.

  28. Object Management Group, CORBA Services; Common Object Services Specification, Technical Report, OMG, July 1997.

    Google Scholar 

  29. Ptolemy project, available on-line at http://ptolemy.eecs.berkeley. edu, 2002.

  30. Computer Networks and ISDN Systems. CCITT SDL, 1987.

    Google Scholar 

  31. L. Semeria, A. Ghosh, “Methodology for Hardware/Software Co- verification in C/C++”, Proc. Asia South Pacific Design Automation Conference, Jan. 2000.

    Google Scholar 

  32. R. Siegmund, D. Muller, “SystemCSV - An Extension of SystemC for Mixed Multi-Level Communication Modeling and InterfaceBased System Design”, Proc. Design Automation and Test in Europe, March 2001.

    Google Scholar 

  33. Synopsys, Inc., “Eaglei”, available at http://www.synopsys.com/ products/hwsw/eagle ds.html.

  34. Synopsys, Inc., “SystemC, Version 2.0”, available at http://www. systemc.org/.

  35. SPW, available on line to www.cadence.com/products/spw.html, 2005.

  36. UML, available on-line at http://www.rational.com/uml/, 2005.

  37. Vachoux A. et al., “Analog and mixed signal modelling with SystemC-AMS”, Circuits and Systems, Proc. ISCAS’03.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2007 Springer

About this chapter

Cite this chapter

Nicolescu, G., Jerraya, A.A. (2007). Heterogeneous Systems Validation Based on Execution Models. In: Nicolescu, G., Jerraya, A.A. (eds) Global Specification and Validation of Embedded Systems. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-6153-0_4

Download citation

  • DOI: https://doi.org/10.1007/978-1-4020-6153-0_4

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-1-4020-6151-6

  • Online ISBN: 978-1-4020-6153-0

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics