Advertisement

System Simulation of Δ-Σ-Based Fractional-N Synthesizers

Efficient Modeling and Characterization
Chapter
  • 693 Downloads
Part of the Analog Circuits and Signal Processing book series (ACSP)

Abstract

The aim of the work presented in this monograph is the research, study, design, and implementation of high-speed Δ-Σ-based fractional synthesizers for WLAN standards (802.11a, b, and g). In chapter 3, detailed analyses of integer-N and Δ-Σ-based fractional-N phase-locked loops have been presented. Open-loop, closed loop, and phase noise equations have been derived. In this chapter, behavioral modeling for a proposed fractional-N Δ-Σ-based PLL is carried out to evaluate architectural limitations, identify dominant noise sources, automate loop filter optimization, and generate PFD/CP linearity specifications. Also, a phase-domain model of the proposed architecture is constructed using The Cadence™ Verilog-A Language. The model combines the VCO, reference, and divider integrators into one resettable integrator within the PFD. The Δ-Σ modulator model is also included. The divider adds Δ-Σ noise to the frequency variable then divides the sum by the average divide ratio. The simulation results obtained in this chapter and measured results of subblocks of the chip designed in chapter 5 contribute to the optimum design and implementation of fractional-N synthesizers presented in chapters 5 and 6.

Keywords

Phase Noise Charge Pump Loop Filter Frequency Synthesizer Loop Bandwidth 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    Affirma RF Simulator (SpectreRF) User Guide, “An Introduction to the PLL Library: How the PFD Model Works”.Google Scholar
  2. [2]
    M.H. Perrott, M.D. Trott, and C.G. Sodini, “A Modeling Approach for Sigma-Delta Fractional-N Frequency Synthesizer Allowing Straight-forward Noise Analysis.” IEEE Journal of Solid-State Circuits, 37(8), Aug. 2002.Google Scholar
  3. [3]
    K. Kundert, http://www.designers-guide.com/Analysis/PLLnoise+jitter.pdfGoogle Scholar
  4. [4]
    J. Crawford, “Frequency Synthesizer Design Handbook.” Equation (7.81) on page 349.Google Scholar
  5. [5]
    B. De Muer and M. Steyaert. “CMOS Fractional-N Synthesizers.”Google Scholar
  6. [6]
    J. van Engelen, R. van de Plassche. “Bandpass Sigma Delta Modulators”.Google Scholar
  7. [7]
    N.M. Filiol, T.A.D. Riley, C. Plett, and M.A. Copeland “An Agile ISM Band Frequency Synthesiser with Built-In GMSK Data Modulation,” IEEE Journal of Solid-State Circuits, 33(7), July 1998.Google Scholar
  8. [8]
    D. Banerjee, PLL Performance, Simulation and Design, 3rd edn., 2003, National Semiconductor, (http://www.national.com/appinfo/wireless/files/Deansbook3.pdf)Google Scholar

Copyright information

© Springer 2007

Personalised recommendations