Advertisement

Phase-Locked Loop Frequency Synthesizers

Principles, Analyses, and Design
Chapter
  • 720 Downloads
Part of the Analog Circuits and Signal Processing book series (ACSP)

Abstract

In this chapter, detailed analyses of PLL frequency synthesizers are treated. Both integer and Δ-Σ-based fractional-N are considered. Open-loop and Closed-loop gain and phase equations are derived and phase noise theory is introduced. Gain and noise contributions of individual subblocks of the synthesizers are detailed. Loop filter design is also included. Together with simulations performed in chapter 4, the derived equations aid the optimum design and implementation of the two presented fractional-N synthesizer chips described in chapters 5 and 6.

Keywords

Phase Noise Loop Filter Frequency Synthesizer Error Vector Magnitude Noise Power Spectrum 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    W.F. Egan, “Modeling Phase Noise in Frequency Dividers,” IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control, 37(4), pp. 307–315, July 1990.CrossRefGoogle Scholar
  2. [2]
    J.A. Crawford, “The Phase Frequency Detector,” R.F. Design, Feb. 1985, pp. 46–57.Google Scholar
  3. [3]
    I. Thompson and P.V. Brennan, “Phase/Frequency Detector Phase Noise Contribution in PLL Frequency Synthesizer,” IEEE Electronics Letters, July 2001, 37(15), pp. 939–940.CrossRefGoogle Scholar
  4. [4]
    I. Thompson and P.V. Brennan, “Phase Noise Contribution of the Phase/Frequency Detector in a Digital PLL Frequency Synthesizer,” IEE Proceedings on Circuits, Devices and Systems, Feb. 2003, 150(1), pp. 1–5.CrossRefGoogle Scholar
  5. [5]
    T.A.D. Riley, M.A. Copeland, and T.A. Kwasniewski, “Delta-Sigma Modulation in Fractional-N Frequency Synthesis,” IEEE Journal Solid-State Circuits, 28, pp. 553–559, May 1993.CrossRefGoogle Scholar
  6. [6]
    B. Miller and B. Conley, “A Multiple Modulator Fractional Divider,” Proceedings of IEEE 44th Annual Symposium Frequency Control, 1990, pp. 559–567.Google Scholar
  7. [7]
    B. Miller and B. Conley, “A Multiple Modulator Fractional Divider,” IEEE Transactions of Instrumentation Measurement, 40, pp. 578–583, June 1991.CrossRefGoogle Scholar
  8. [8]
    V. Manassewitsch, Frequency Synthesizers, Theory and Design, 3rd edn., Wiley: New York, 1987.Google Scholar
  9. [9]
    R.E. Best, Phase Locked-Loop Design Simulation and Applications, 3rd edn. MacGraw-Hill, New Jersey, 1997.Google Scholar
  10. [10]
    F.M. Gardner, “Charge-Pump Phase Lock Loops.” IEEE Transactions on Communication, COM-28:1849–1858, Nov. 1980. Description of the charge pump mechanism in a PLL.CrossRefGoogle Scholar
  11. [11]
    B.-G. Goldberg. Digital Techniques in Frequency Synthesis, MacGraw-Hill, New Jersey, 1996.Google Scholar
  12. [12]
    B.-G. Goldberg, “Analog and Digital Fractional-n PLL Frequency Synthesis: A Survey and Update,” Applied microwave and wireless, June 1999. Tutorial presenting fractional-N frequency synthesis.Google Scholar
  13. [13]
    P.V. Brennan, Phase-Locked Loops, Principles and Practice, McGraw-Hill, New Jersey, 1996.Google Scholar
  14. [14]
    D. Banerjee, “PLL Performance, Simulation and Design,” 3rd edn., 2003, National Semiconductor, (http://www.national.com/appinfo/wireless/files/Deansbook3.pdf)Google Scholar
  15. [15]
    D.B. Leeson, “A Simple Model of Feedback Oscillator Noise Spectrum,” Proceedings of the IEEE, MI, 54(2), pp. 329–330, 1966.CrossRefGoogle Scholar
  16. [16]
    C.-H. Chen, et al., “Direct Calculation of the MOSFET High Frequency Noise Parameters,” Proceedings of the 14th International Conference on Noise and Physical Systems and 1/f Fluctuations, pp. 488–491, July 1997.Google Scholar
  17. [17]
    W. Liu, et al., “RF MOSFET Modeling Accounting for Distributed Substrate and Channel Resistance with Emphasis on the BSIM3v3 SPICE Model,” IEDM Technical Digest, pp. 309–312, Dec. 1997.Google Scholar
  18. [18]
    A. Hajimiri and T.H. Lee, “A General Theory of Phase Noise in Electrical Oscillators.” IEEE Journal of Solid-State Circuits, 33(2), pp. 179–194, Feb. 1998.CrossRefGoogle Scholar
  19. [19]
    Cadence Design Systems, “Periodic S-Parameter and Noise Analysis using SpectreRF PSP/PNOISE Analyses,” Application Notes and White Papers, http://www.cadence.com/whitepapers/pspapn1.pdfGoogle Scholar
  20. [20]
    A. Mehrotra, “Noise in Radio Frequency Circuits: Analysis and Design Implications,” International Symposium on Quality Electronic Design, ISQED San Jose, Mar. 2001.Google Scholar
  21. [21]
    M. Kozak, I. Kale, A. Borjak, and T. Bourdi, “A pipelined All-Digital Delta-Sigma Modulator for Fractional-N Frequency Synthesis,” IEEE Instrumentation and Measurement Technology Conference (IMTC 2000), Vol. 2, pp. 1153–1157, Baltimore, MD, May 2000.Google Scholar

Copyright information

© Springer 2007

Personalised recommendations