We have so far seen how to model combinational and sequential circuits in Verilog, which are vital ingredients in any digital VLSI system design. The ultimate aim of the designer is to finally map the design on an FPGA device or implement as an ASIC, and this is possible only if you follow certain guidelines. A popular guideline is known as the RTL Coding Guideline, where RTL stands for Register Transfer Level, signifying that data transfers in a system take place via registers [17]. It is basically adhering to synchronous design practices, and it signifies the regulation of data flow, and how the data is processed. Since we deal with a syndigital chronous design, it should run smoothly through Simulation, Synthesis, and finally on place and route tools, which we will learn in subsequent chapters. In order to do this, we have to isolate the asynchronous and sequential circuits. The combinational circuits fall under the category of asynchronous circuits. We have actually followed the RTL coding style in our designs dealt in an earlier chapter. Therefore, the codes developed there will run smoothly in all the tools mentioned above.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Rights and permissions
Copyright information
© 2007 Springer
About this chapter
Cite this chapter
(2007). RTL Coding Guidelines. In: Digital VLSI Systems Design. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-5829-5_5
Download citation
DOI: https://doi.org/10.1007/978-1-4020-5829-5_5
Publisher Name: Springer, Dordrecht
Print ISBN: 978-1-4020-5828-8
Online ISBN: 978-1-4020-5829-5
eBook Packages: EngineeringEngineering (R0)