Automatic Tools for Design Hardening
Historically, there has been a lack of CAD tools for the design of online testable circuits. As a consequence, the design of on-line testable circuits is currently being made manually to a large extent. In this paper we detailed an academic tool for the automatic insertion of fault-tolerant structures in designs described at Register Transfer Level (RTL). With this tool, a fault-tolerant version of the design can be automatically produced according to the user specifications. The resulting fault-tolerant design is also described at RTL and can be simulated and synthesized with commercial tools. Examples are shown to demonstrate the capabilities of this approach.
Unable to display preview. Download preview PDF.
- “Minimizing Single Event Upset Using Synopsys”. Application Note, Actel Corporation, July 1998.Google Scholar
- XTMR Tool. “http://www.xilinx.com/products/milaero/tmr/index.htm”Google Scholar
- M. Nicolaidis, R. O. Duarte, S. Manich, J. Figueras. “Achieving Fault Secureness in Parity Prediction Arithmetic Operators”. IEEE Design and Test of Computers, April-June 1997.Google Scholar
- R. O Duarte, I. A. Noufal, M. Nicolaidis. “A CAD Framework for Efficient Self-Checking Data Path Design”. IEEE International On-Line Testing Workshop, July 1997Google Scholar
- L.Berrojo, F.Corno, L.Entrena, I.González, C. López-Ongil, M. Sonza-Reorda, G. Squillero. “An Industrial Environment for High-Level Fault-Tolerant Structures Insertion and Validation”. Proceeding of the 20th IEEE VLSI Test Symposium. 2002.Google Scholar
- TauriTM. FTL Systems Inc.Google Scholar
- AIRE CE “Advanced Intermediate Representation with Extensibility/Common Environment ”John Willis, Technical Editor/Architect (FTL Systems, Inc.). Version. 7 Pre-Release (2000).Google Scholar
- “IEEE P1076.6/D1.12 Draft Standard For VHDL Register Transfer Level Synthesis”. IEEE, 1998.Google Scholar